

## HFBR-5720AL/5720ALP

Fibre Channel 2.125/1.0625 GBd 850 nm Small Form Pluggable  
Low Voltage (3.3 V) Extended Temperature and Extended  
Operating Voltage ( $V_{CC} \pm 10\%$ , Temperature -20 to 85° C)  
Optical Transceiver



## Data Sheet



### Description

The HFBR-5720AL/ALP optical transceiver from Avago Technologies offers maximum flexibility to Fibre Channel designers, manufacturers, and system integrators to implement a range of solutions for multimode Fibre Channel applications. In order to provide a wide range of system level performance, without the need for a data rate select input, this product is fully compliant with all equipment meeting the Fibre Channel FC-PI 200-M5-SN-I and 200-M6-SN-I 2.125 GBd specifications, and is compatible with the Fibre Channel FC-PI 100-M5-SN-I and FC-PI 100-M6-SN-I, FC-PH2 100-M5-SN-I, and the FC-PH2 100-M6-SN-I 1.0625 GBd specifications.

### Applications

- Mass storage system I/O
- Computer system I/O
- High-speed peripheral interface
- High-speed switching systems
- Host adapter I/O
- RAID cabinets

### Related Products

- HFBR-5602: 850 nm 5 V Gigabit Interface Converter (GBIC) for Fibre Channel FC-PH-2
- HFBR-53D3: 850 nm 5 V 1 x 9 laser transceiver for Fibre Channel FC-PH-2
- HFBR-5910E: 850 nm 3.3 V SFF laser transceiver for Fibre Channel FC-PH-2
- HDMP-2630/2631: 2.125/1.0625 Gbps TRx family of SerDes IC

### Features

- 2.97 V to 3.63 V operating voltage range
- -20° C to +85° C operating temperature range
- Compliant with 2.125 GBd Fibre Channel FC-PI standard
- FC-PI 200-M5-SN-I for 50/125  $\mu$ m multimode cables
- FC-PI 200-M6-SN-I for 62.5/125  $\mu$ m multimode cables
- Compliant with 1.0625 GBd VCSEL operation for both 50/125 and 62.5/125  $\mu$ m multimode cables
- Industry standard Small Form Pluggable (SFP) package
- LC-Duplex connector optical interface
- Link lengths at 2.125 GBd:
  - 0.5 to 300 m – 50/125  $\mu$ m MMF
  - 0.5 to 150 m – 62.5/125  $\mu$ m MMF
- Link lengths at 1.0625 GBd:
  - 0.5 to 500 m – 50/125  $\mu$ m MMF
  - 0.5 to 300 m – 62.5/125  $\mu$ m MMF
- Reliable 850 nm Vertical Cavity Surface Emitting Laser (VCSEL) source technology
- Laser AEL Class 1 (eye safe) per:  
US 21 CFR (J) EN-60825-1 (+A11+A2)
- Single 3.3 V power supply operation
- De-latch options:
  - HFBR-5720AL standard de-latch
  - HFBR-5720ALP pull de-latch

## Module Package

The transceiver meets the Small Form Pluggable (SFP) industry standard package utilizing an integral LC-Duplex optical interface connector. The hot-pluggable capability of the SFP package allows the module to be installed at any time – even with the host system operating and on-line. This allows for system configuration changes or maintenance without system down time. The HFBR-5720AL/ALP uses a reliable 850 nm VCSEL source and requires a 3.3 V DC power supply for optimal design.

## Module Diagrams

Figure 1 illustrates the major functional components of the HFBR-5720AL/ALP. The connection diagram of the module is shown in Figure 2. Figure 7 depicts the external configuration and dimensions of the module.

## Installation

The HFBR-5720AL/ALP can be installed in or removed from any MultiSource Agreement (MSA)-compliant Small Form Pluggable port regardless of whether the host equipment is operating or not. The module is simply inserted, electrical interface first, under finger pressure. Controlled hot-plugging is ensured by design and by 3-stage pin sequencing at the electrical interface. The module housing makes initial contact with the host board EMI shield mitigating potential damage due to Electro-Static Discharge (ESD). The 3-stage pin contact sequencing involves (1) Ground, (2) Power, and then (3) Signal pins, making contact with the host board surface mount connector in that order. This printed circuit board card-edge connector is depicted in Figure 2.

## Serial Identification (EEPROM)

The HFBR-5720AL/ALP complies with an industry standard MSA that defines the serial identification protocol. This protocol uses the 2-wire serial CMOS E2PROM protocol of the ATMEL AT24C01A or equivalent. The contents of the HFBR-5720AL/ALP serial ID memory are defined in Table 10 as specified in the SFP MSA.




Figure 1. Transceiver functional diagram.




Figure 2. Connection diagram of module printed circuit board.

## Transmitter Section

The transmitter section includes the transmitter optical subassembly (TOSA) and laser driver circuitry. The TOSA, containing an 850 nm VCSEL (Vertical Cavity Surface Emitting Laser) light source, is located at the optical interface and mates with the LC optical connector. The TOSA is driven by a custom silicon IC, which converts differential logic signals into an analog laser diode drive current. This Tx driver circuit regulates the optical power at a constant level provided the data pattern is valid 8B/10B DC balanced code.

### Tx Disable

The HFBR-5720AL/ALP accepts a transmit disable control signal input which shuts down the transmitter. A high signal implements this function while a low signal allows normal laser operation. In the event of a fault (e.g., eye safety circuit activated), cycling this control signal resets the module as depicted in Figure 6. The Tx Disable control should be actuated upon initialization of the module.

### Tx Fault

The HFBR-5720AL/ALP module features a transmit fault control signal output which when high indicates a laser transmit fault has occurred and when low indicates normal laser operation. A transmitter fault condition can be caused by deviations from the recommended module operating conditions or by violation of eye safety conditions. A transient fault can be cleared by cycling the Tx Disable control input.

## Eye Safety Circuit

For an optical transmitter device to be eye-safe in the event of a single fault failure, the transmitter will either maintain normal, eye-safe operation or be disabled. In the event of an eye-safety fault, the VCSEL will be disabled.

## Receiver Section

The receiver section includes the receiver optical subassembly (ROSA) and amplification/quantization circuitry. The ROSA, containing a PIN photodiode and custom transimpedance pre-amplifier, is located at the optical interface and mates with the LC optical connector. The ROSA is mated to a custom IC that provides post-amplification and quantization. This circuit also includes a loss of signal (LOS) detection circuit which provides an open collector logic high output in the absence of a usable input optical signal level.

### Loss of Signal

The Loss of Signal (LOS) output signal indicates that the optical input signal to the receiver does not meet the minimum detectable level for Fibre Channel compliant signals. When LOS is high it indicates loss of signal. When LOS is low it indicates normal operation. The Loss Of Signal thresholds are set to indicate a definite optical fault has occurred (e.g., disconnected or broken fiber connection to receiver, failed transmitter).

## Functional Data I/O

Avago's HFBR-5720AL/ALP fiber-optic transceiver is designed to accept industry standard differential signals. In order to reduce the number of passive components required on the customer's board, Avago has included the functionality of the transmitter bias resistors and coupling capacitors within the fiber optic module. The transceiver is compatible with an "AC-coupled" configuration and is internally terminated. Figure 1 depicts the functional diagram of the HFBR-5720AL/ALP.

Caution should be taken to account for the proper interconnection between the supporting physical layer integrated circuits and the HFBR-5720AL/ALP. Figure 4 illustrates the recommended interface circuit.

Several MSA compliant control data signals are implemented in the module and are depicted in Figure 6.

## Application Support

### Evaluation Kit

To help you in your preliminary transceiver evaluation, Avago offers a 2.125 GBd Fibre Channel evaluation board. This board will allow testing of the fiber-optic VCSEL transceiver. Please contact your local field sales representative for availability and ordering details.

### Reference Designs

Reference designs for the HFBR-5720AL/ALP fiber-optic transceiver and the HDMP-2630/2631 physical layer IC are available to assist the equipment designer. Figure 4 depicts a typical application configuration, while Figure 5 depicts the MSA power supply filter circuit design. All artwork is available at the Avago Website. Please contact your local field sales engineer for more information regarding application tools.

## Regulatory Compliance

See Table 1 for transceiver Regulatory Compliance performance. The overall equipment design will determine the certification level. The transceiver performance is offered as a figure of merit to assist the designer.

### Electrostatic Discharge (ESD)

There are two conditions in which immunity to ESD damage is important. Table 1 documents our immunity to both of these conditions. The first condition is during handling of the transceiver prior to insertion into the transceiver port. To protect the transceiver, it is important to use normal ESD handling precautions. These precautions include using grounded wrist straps, work benches, and floor mats in ESD controlled areas. The ESD sensitivity of the HFBR-5720AL/ALP is compatible with typical industry production environments. The second condition is static discharges to the exterior of the host equipment chassis after installation. To the extent that the duplex LC optical interface is exposed to the outside of the host equipment chassis, it may be subject to system-level ESD requirements. The ESD performance of the HFBR-5720AL/ALP exceeds typical industry standards.

### Immunity

Equipment hosting the HFBR-5720AL/ALP modules will be subjected to radio-frequency electro-magnetic fields in some environments. These transceivers have good immunity to such fields due to their shielded design.




Figure 3. Transmitter eye mask diagram and typical transmitter eye.

## Electromagnetic Interference (EMI)

Most equipment designs utilizing these high-speed transceivers from Avago Technologies will be required to meet the requirements of FCC in the United States, CENELEC EN55022 (CISPR 22) in Europe and VCCI in Japan.

The metal housing and shielded design of the HFBR-5720AL/ALP minimize the EMI challenge facing the host equipment designer. These transceivers provide superior EMI performance. This greatly assists the designer in the management of the overall system EMI performance.

## Eye Safety

These 850 nm VCSEL-based transceivers provide Class 1 eye safety by design. Avago Technologies has tested the transceiver design for compliance with the requirements listed in Table 1: Regulatory Compliance, under normal operating conditions and under a single-fault condition.

## Flammability

The HFBR-5720AL/ALP VCSEL transceiver housing is made of metal and high strength, heat resistant, chemically resistant, and UL 94V-0 flame retardant plastic.

## Caution

There are no user serviceable parts nor any maintenance required for the HFBR-5720AL/ALP. Tampering with or modifying the performance of the HFBR-5720AL/ALP will result in voided product warranty. It may also result in improper operation of the HFBR-5720AL/ALP circuitry, and possible overstress of the laser source. Device degradation or product failure may result. Connection of the HFBR-5720AL/ALP to a non-approved optical source, operating above the recommended absolute maximum conditions or operating the HFBR-5720AL/ALP in a manner inconsistent with its design and function may result in hazardous radiation exposure and may be considered an act of modifying or manufacturing a laser product. The person(s) performing such an act is required by law to re-certify and re-identify the laser product under the provisions of U.S. 21 CFR (Subchapter J) and the TUV.

## Ordering Information

Please contact your local field sales engineer or one of Avago Technologies franchised distributors for ordering information. For technical information regarding this product, including the MSA, please visit Avago Technologies Semiconductors Products Website at [www.Avago.com/view/fiber](http://www.Avago.com/view/fiber). Use the quick search feature to search for this part number. You may also contact Avago Technologies Semiconductor Products Customer Response Center at 1-800-235-0312.

**Table 1. Regulatory Compliance**

Feature	Test Method	Performance
Electrostatic Discharge (ESD) to the Electrical Pins	MIL-STD-883C Method 3015.4	Class 2 (> 2000 Volts)
Electrostatic Discharge (ESD) to the Duplex LC Receptacle	Variation of IEC 61000-4-2	Typically withstand at least 25 kV without damage when the duplex LC connector receptacle is contacted by a Human Body Model probe.
Electromagnetic Interference (EMI)	FCC Class B CENELEC EN55022 Class B (CISPR 22A) VCCI Class 1	System margins are dependent on customer board and chassis design.
Immunity	Variation of IEC 61000-4-3	Typically shows a negligible effect from a 10 V/m field swept from 80 to 1000 MHz applied to the transceiver without a chassis enclosure.
Eye Safety	US FDA CDRH AEL Class 1 EN 60950 Class 1 EN (IEC) 60825-1:1994+A11+A2 EN (IEC) 60825-2:1994+A1	CDRH File # 9720151-16 (HFBR-5720AL) CDRH File # Pending (HFBR-5720ALP) TUV File # E2171216.01 (HFBR-5720AL) TUV File # Pending (HFBR-5720ALP)
Component Recognition	Underwriters Laboratories and Canadian Standards Association Joint Component Recognition for Information Technology Equipment including Electrical Business Equipment.	UL file # E173874

Note:

1. Units manufactured prior to August 1, 2001 were certified to the previous TUV standard EN60825-1:1994+A11.





Figure 4. Recommended application configuration.



NOTE: INDUCTORS MUST HAVE LESS THAN 1 Ω SERIES RESISTANCE PER MSA.

Figure 5. MSA required power supply filter.

**Table 2. Pin Description**

Pin	Name	Function/Description	MSA Notes
1	V <sub>EE</sub> T	Transmitter Ground	
2	TX Fault	Transmitter Fault Indication – High Indicates a Fault	Note 1
3	TX Disable	Transmitter Disable – Module Disables on High or Open	Note 2
4	MOD-DEF2	Module Definition 2 – Two Wire Serial ID Interface	Note 3
5	MOD-DEF1	Module Definition 1 – Two Wire Serial ID Interface	Note 3
6	MOD-DEF0	Module Definition 0 – Grounded in Module	Note 3
7	Rate Select	Not Connected	
8	LOS	Loss of Signal – High Indicates Loss of Signal	Note 4
9	V <sub>EE</sub> R	Receiver Ground	
10	V <sub>EE</sub> R	Receiver Ground	
11	V <sub>EE</sub> R	Receiver Ground	
12	RD–	Inverse Received Data Out	Note 5
13	RD+	Received Data Out	Note 5
14	V <sub>EE</sub> R	Receiver Ground	
15	V <sub>CC</sub> R	Receiver Power – 3.3 V ± 5%	Note 6
16	V <sub>CC</sub> T	Transmitter Power – 3.3 V ± 5%	Note 6
17	V <sub>EE</sub> T	Transmitter Ground	
18	TD+	Transmitter Data In	Note 7
19	TD–	Inverse Transmitter Data In	Note 7
20	V <sub>EE</sub> T	Transmitter Ground	

## Notes:

- Tx Fault is an open collector/drain output which should be pulled up externally with a 4.7 K – 10 K $\Omega$  resistor on the host board to a supply < V<sub>CC</sub>T+0.3 V or V<sub>CC</sub>R+0.3 V. When high, this output indicates a laser fault of some kind. Low indicates normal operation. In the low state, the output will be pulled to < 0.8 V.
- Tx disable input is used to shut down the laser output per the state table below. It is pulled up within the module with a 4.7 K – 10 K $\Omega$  resistor.
 

Low (0 – 0.8 V):	Transmitter on
Between (0.8 V and 2.0 V):	Undefined
High (2.0 – 3.63 V):	Transmitter Disabled
Open:	Transmitter Disabled
- Mod-Def 0,1,2, are the module definition pins. They should be pulled up with a 4.7 K – 10 K $\Omega$  resistor on the host board to a supply less than V<sub>CC</sub>T+0.3 V or V<sub>CC</sub>R+0.3 V.
  - Mod-Def 0 is grounded by the module to indicate that the module is present
  - Mod-Def 1 is clock line of two wire serial interface for optional serial ID
  - Mod-Def 2 is data line of two wire serial interface for optional serial ID
- LOS (Loss of Signal) is an open collector/drain output which should be pulled up externally with a 4.7 K – 10 K $\Omega$  resistor on the host board to a supply < V<sub>CC</sub>T, R+0.3 V. When high, this output indicates the received optical power is below the worst case receiver sensitivity (as defined by the standard in use). Low indicates normal operation. In the low state, the output will be pulled to < 0.8 V.
- RD–/+ : These are the differential receiver outputs. They are AC coupled 100  $\Omega$  differential lines which should be terminated with 100  $\Omega$  differential at the user SERDES. The AC coupling is done inside the module and is thus not required on the host board. The voltage swing on these lines will be between 400 and 2000 mV differential (200 – 1000 mV single ended) when properly terminated.
- V<sub>CC</sub>R and V<sub>CC</sub>T are the receiver and transmitter power supplies. They are defined as 2.97 – 3.63 V at the SFP connector pin. The maximum supply current is 200 mA and the associated in-rush current will typically be no more than 30 mA above steady state after 500 nanoseconds.
- TD–/+ : These are the differential transmitter inputs. They are AC coupled differential lines with 100  $\Omega$  differential termination inside the module. The AC coupling is done inside the module and is thus not required on the host board. The inputs will accept differential swings of 500 – 2400 mV (250 – 1200 mV single ended), though it is recommended that values between 500 and 1200 mV differential (250 – 600 mV single ended) be used for best EMI performance. These levels are compatible with CML and LVPECL voltage swings.

**Table 3. Absolute Maximum Ratings**

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Notes
Storage Temperature	T <sub>S</sub>	-40		100	°C	Note 1
Case Temperature	T <sub>C</sub>	-40		85	°C	Note 1, 2
Relative Humidity	RH	5		95	%	Note 1
Module Supply Voltage	V <sub>CC,T,R</sub>	-0.5		4.0	V	Note 1
Data/Control Input Voltage	V <sub>I</sub>	-0.5		V <sub>CC</sub> +0.3	V	Note 1
Sense Output Current – LOS, TX Fault	I <sub>D</sub>			150	mA	Note 1
	MOD DEF 2	I <sub>D</sub>		5.0	mA	Note 1

Notes:

1. Absolute Maximum Ratings are those values beyond which damage to the device may occur if these limits are exceeded for other than a short period of time. See Reliability Data Sheet for specific reliability performance.
2. Between Absolute Maximum Ratings and the Recommended Operating Conditions functional performance is not intended, device reliability is not implied, and damage to the device may occur over an extended period of time.

**Table 4. Recommended Operating Conditions**

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Notes
Case Temperature	T <sub>C</sub>	-20		85	°C	Note 1
Module Supply Voltage	V <sub>CC,T,R</sub>	2.97	3.3	3.63	V	Note 1
Data Rate			1.0625		Gb/s	Note 1
			2.125			

Notes:

1. Recommended Operating Conditions are those values outside of which functional performance is not intended, device reliability is not implied, and damage to the device may occur over an extended period of time. See Reliability Data Sheet for specific reliability performance.

**Table 5. Transceiver Electrical Characteristics** (T<sub>C</sub> = -20° C to 85° C, V<sub>CC,T,R</sub> = 3.3 V ± 10%)

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Notes
<b>AC Electrical Characteristics</b>						
Power Supply Noise Rejection (Peak-to-Peak)	PSNR		100		mV	Note 1
<b>DC Electrical Characteristics</b>						
Module Supply Current	I <sub>CC</sub>		133	200	mA	
Power Dissipation	P <sub>DISS</sub>		440	726	mW	
<b>Sense Outputs:</b>						
Transmit Fault (TX_FAULT), Loss of Signal (LOS), MOD-DEF 2	V <sub>OH</sub>	2.0		V <sub>CC,T,R</sub> + 0.3	V	Note 2
	V <sub>OL</sub>			0.8	V	
<b>Control Inputs:</b>						
Transmitter Disable (TX_DISABLE) MOD-DEF 1, 2	V <sub>IH</sub>	2.0		V <sub>CC,T,R</sub>	V	Note 3
	V <sub>IL</sub>	0		0.8	V	

Notes:

1. MSA filter is required on host board 10 Hz to 2 MHz.
2. LVTTTL, external 4.7 – 10 KΩ pull-up resistor required.
3. LVTTTL, external 4.7 – 10 KΩ resistor required for MOD-DEF 1 and MOD-DEF 2.



**Table 6. Transmitter and Receiver Electrical Characteristics** ( $T_C = -20^\circ\text{C}$  to  $85^\circ\text{C}$ ,  $V_{CC,T,R} = 3.3\text{V} \pm 10\%$ )

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Notes
<b>Data Input:</b>						
Transmitter Differential Input Voltage (TD +/-)	$V_I$	400		2400	mV	Note 1
<b>Data Output:</b>						
Receiver Differential Output Voltage (RD +/-)	$V_O$	400	735	2000	mV	Note 2
Contributed Deterministic Jitter (Receiver) 2.125 Gb/s	DJ			0.1	ps	Note 3, 6
				47	UI	
Contributed Deterministic Jitter (Receiver) 1.0625 Gb/s	DJ			0.12	ps	Note 3, 6
				113	UI	
Contributed Random Jitter (Receiver) 2.125 Gb/s	RJ			0.162	ps	Note 4, 6
				76	UI	
Contributed Random Jitter (Receiver) 1.0625 Gb/s	RJ			0.098	ps	Note 4, 6
				92	UI	
Receive Data Rise & Fall Times (Receiver)	$T_{rf}$			250	ps	Note 5

## Notes:

1. Internally AC coupled and terminated (100 Ohm differential). These levels are compatible with CML and LVPECL voltage swings.
2. Internally AC coupled with an external 100 Ohm differential load termination.
3. Contributed DJ is measured on an oscilloscope in average mode with 50% threshold and K28.5 pattern.
4. Contributed RJ is calculated for  $1 \times 10^{-12}$  BER by multiplying the RMS jitter (measured on a single rise or fall edge) from the oscilloscope by 14. Per the FC-PI standard (Table 13 – MM Jitter Output, note 1), the actual contributed RJ is allowed to increase above its limit if the actual contributed DJ decreases below its limits, as long as the component output DJ and TJ remain within their specified FC-PI maximum limits with the worst case specified component jitter input.
5. 20% – 80% Rise and Fall times measured with a 500 MHz signal utilizing a 1010 data pattern.
6. In a network link, each component's output jitter equals each component's input jitter combined with each component's contributed jitter. Contributed DJ adds in a linear fashion and contributed RJ adds in a RMS fashion. In the Fibre Channel FC-PI Rev 11 specification "6.3.3 MM Jitter Budget" section, there is a table specifying the input and output DJ and TJ for the receiver at each data rate. In that table, RJ is found from  $TJ - DJ$  where the Rx input jitter is noted as Gamma R and the Rx output jitter is noted as Delta R. Our component contributed jitter is such that, if the maximum specified input jitter is present, and is combined with our maximum contributed jitter, then we meet the specified maximum output jitter in the FC-PI MM jitter specification table.

**Table 7. Transmitter Optical Characteristics** ( $T_C = -20^\circ\text{C}$  to  $85^\circ\text{C}$ ,  $V_{CC,T,R} = 3.3\text{V} \pm 10\%$ )

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Notes
Output Optical Power (Average)	$P_{OUT}$	-10	-6.3	-1.5	dBm	50/125 $\mu\text{m}$ NA = 0.2
	$P_{OUT}$	-10	-6.2	-1.5	dBm	62.5/125 $\mu\text{m}$ NA = 0.275
Optical Extinction Ratio	ER		9		dB	
Optical Modulation Amplitude (Peak-to-Peak) 2.125 Gb/s	OMA	196	392		$\mu\text{W}$	FC-PI Std Note 1
Optical Modulation Amplitude (Peak-to-Peak) 1.0625 Gb/s	OMA	156	350		$\mu\text{W}$	FC-PI Std Note 2
Center Wavelength	$\lambda_C$	830		860	nm	FC-PI Std
Spectral Width – rms	$\sigma$			0.85	nm	FC-PI Std
Optical Rise/Fall Time	$T_{rise/fall}$			150	ps	20%–80%, FC-PI Std
RIN <sub>12</sub> (OMA), maximum	RIN			-117	dB/Hz	FC-PI Std
Contributed Deterministic Jitter (Transmitter) 2.125 Gb/s	DJ			0.12	UI	Note 3, 5
				56	ps	
Contributed Deterministic Jitter (Transmitter) 1.0625 Gb/s	DJ			0.09	UI	Note 3, 5
				85	ps	
Contributed Random Jitter (Transmitter) 2.125 Gb/s	RJ			0.134	UI	Note 4, 5
				63	ps	
Contributed Random Jitter (Transmitter) 1.0625 Gb/s	RJ			0.177	UI	Note 4, 5
				167	ps	
$P_{OUT}$ TX_DISABLE Asserted	$P_{OFF}$			-35	dBm	

## Notes:

1. An OMA of 196 is approximately equal to an average power of -9 dBm assuming an Extinction Ratio of 9 dB.
2. An OMA of 156 is approximately equal to an average power of -10 dBm assuming an Extinction Ratio of 9 dB.
3. Contributed DJ is measured on an oscilloscope in average mode with 50% threshold and K28.5 pattern.
4. Contributed RJ is calculated for  $1 \times 10^{-12}$  BER by multiplying the RMS jitter (measured on a single rise or fall edge) from the oscilloscope by 14. Per the FC-PI standard (Table 13 – MM Jitter Output, note 1), the actual contributed RJ is allowed to increase above its limit if the actual contributed DJ decreases below its limits, as long as the component output DJ and TJ remain within their specified FC-PI maximum limits with the worst case specified component jitter input.
5. In a network link, each component's output jitter equals each component's input jitter combined with each component's contributed jitter. Contributed DJ adds in a linear fashion and contributed RJ adds in a RMS fashion. In the Fibre Channel FC-PI Rev 11 specification "6.3.3 MM Jitter Budget" section, there is a table specifying the input and output DJ and TJ for the receiver at each data rate. In that table, RJ is found from  $TJ - DJ$  where the Rx input jitter is noted as Gamma R and the Rx output jitter is noted as Delta R. Our component contributed jitter is such that, if the maximum specified input jitter is present, and is combined with our maximum contributed jitter, then we meet the specified maximum output jitter in the FC-PI MM jitter specification table.

**Table 8. Receiver Optical Characteristics** ( $T_C = -20^\circ\text{C}$  to  $85^\circ\text{C}$ ,  $V_{CC,T,R} = 3.3\text{V} \pm 10\%$ )

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Notes
Optical Power	PIN			0	dBm	FC-PI Std
Min. Optical Modulation Amplitude (Peak-to-Peak) 2.125 Gb/s	OMA	49	16		$\mu\text{W}$	FC-PI Std Note 1
Min. Optical Modulation Amplitude (Peak-to-Peak) 1.0625 Gb/s	OMA	31	18		$\mu\text{W}$	FC-PI Std Note 2
Stressed Receiver Sensitivity (OMA) 2.125 Gb/s		96	33		$\mu\text{W}$	50 $\mu\text{m}$ fiber, FC-PI Std
		109	25		$\mu\text{W}$	62.5 $\mu\text{m}$ fiber, FC-PI Std Note 3
Stressed Receiver Sensitivity (OMA) 1.0625 Gb/s		55	19		$\mu\text{W}$	50 $\mu\text{m}$ fiber, FC-PI Std
		67	16		$\mu\text{W}$	62.5 $\mu\text{m}$ fiber, FC-PI Std Note 4
Return Loss		12			dB	FC-PI Std
Loss of Signal – Assert	$P_A$	-31		-17.5	dBm	Note 5
Loss of Signal – De-assert	$P_D$			-17.0	dBm	Note 5
Loss of Signal Hysteresis	$P_D - P_A$	0.5	2.3	5	dB	

## Notes:


1. An OMA of 49  $\mu\text{W}$  is approximately equal to an average power of -15 dBm, and the OMA typical of 16  $\mu\text{W}$  is approximately equal to an average power of -20 dBm, assuming an Extinction Ratio of 9 dB. Sensitivity measurements are made at eye center with a BER = 10E-12.
2. An OMA of 31 is approximately equal to an average power of -17 dBm assuming an Extinction Ratio of 9 dB.
3. 2.125 Gb/s Stressed receiver vertical eye closure penalty (ISI) min. is 1.26 dB for 50  $\mu\text{m}$  fiber and 2.03 dB for 62.5  $\mu\text{m}$  fiber. Stressed receiver DCD component min. (at TX) is 40 ps.
4. 1.0625 Gb/s Stressed receiver vertical eye closure penalty (ISI) min. is 0.96 dB for 50  $\mu\text{m}$  fiber and 2.18 dB for 62.5  $\mu\text{m}$  fiber. Stressed receiver DCD component min. (at TX) is 80 ps.
5. These average power values are specified with an Extinction Ratio of 9 dB. The loss of Signal circuitry responds to OMA (peak to peak) power, not to average power.

**Table 9. Transceiver Timing Characteristics** ( $T_C = -20^\circ\text{C}$  to  $85^\circ\text{C}$ ,  $V_{CC,T,R} = 3.3\text{V} \pm 10\%$ )


Parameter	Symbol	Minimum	Maximum	Unit	Notes
TX Disable Assert Time	t_off		10	$\mu\text{s}$	Note 1
TX Disable Negate Time	t_on		1	ms	Note 2
Time to Initialize, including Reset of TX_FAULT	t_init		300	ms	Note 3
TX Fault Assert Time	t_fault		100	$\mu\text{s}$	Note 4
TX Disable to Reset	t_reset	10		$\mu\text{s}$	Note 5
LOS Assert Time	t_loss_on		100	$\mu\text{s}$	Note 6
LOS De-assert Time	t_loss_off		100	$\mu\text{s}$	Note 7
Serial ID Clock Rate	F_serial_clock		100	kHz	

## Notes:


1. Time from rising edge of Tx Disable to when the optical output falls below 10% of nominal.
2. Time from falling edge of Tx Disable to when the modulated optical output rises above 90% of nominal.
3. From power on or negation of Tx Fault using Tx Disable.
4. Time from fault to Tx fault on.
5. Time Tx Disable must be held high to reset Tx\_Fault.
6. Time from LOS transition to Rx LOS assert per Figure 6.
7. Time from non-LOS transition to Rx LOS deassert per Figure 6.




t-init: TX DISABLE NEGATED




t-init: TX DISABLE ASSERTED




t-init: TX DISABLE NEGATED, MODULE HOT PLUGGED




t-off & t-on: TX DISABLE ASSERTED THEN NEGATED




t-fault: TX FAULT ASSERTED, TX SIGNAL NOT RECOVERED



t-reset: TX DISABLE ASSERTED THEN NEGATED, TX SIGNAL RECOVERED



t-fault: TX DISABLE ASSERTED THEN NEGATED, TX SIGNAL NOT RECOVERED



t-loss-on & t-loss-off


Figure 6. Transceiver timing diagrams (module installed except where noted).

**Table 10. EEPROM Serial ID Memory Contents**

Address	Hex	ASCII	Address	Hex	ASCII	Address	Hex	ASCII	Address	Hex	ASCII
0	03		40	48	H	68	Note 1		96		
1	04		41	46	F	69	Note 1		97		
2	07		42	42	B	70	Note 1		98		
3	00		43	52	R	71	Note 1		99		
4	00		44	2D	–	72	Note 1		100		
5	00		45	35	5	73	Note 1		101		
6	00		46	37	7	74	Note 1		102		
7	20		47	32	2	75	Note 1		103		
8	40		48	30	0	76	Note 1		104		
9	0C		49	41	A	77	Note 1		105		
10	05		50	4C	L	78	Note 1		106		
11	01		51	20		79	Note 1		107		
12	15		52	20		80	Note 1		108		
13	00		53	20		81	Note 1		109		
14	00		54	20		82	Note 1		110		
15	00		55	20		83	Note 1		111		
16	1E		56	20		84	Note 2		112		
17	0F		57	20		85	Note 2		113		
18	00		58	20		86	Note 2		114		
19	00		59	20		87	Note 2		115		
20	41	A	60	00		88	Note 2		116		
21	47	G	61	00		89	Note 2		117		
22	49	I	62	00		90	Note 2		118		
23	4C	L	63	Note 3		91	Note 2		119		
24	45	E	64	00		92	00		120		
25	4E	N	65	1A		93	00		121		
26	54	T	66	00		94	00		122		
27	20		67	00		95	Note 3		123		
28	20								124		
29	20								125		
30	20								126		
31	20								127		
32	20										
33	20										
34	20										
35	20										
36	00										
37	00										
38	30										
39	D3										

## Notes:

1. Address 61– 83 specify a unique identifier.
2. Address 84 – 91 specify the date code.
3. Addresses 63 and 95 are check sums. Address 63 is the check sum for bytes 0 – 62 and address 95 is the check sum for bytes 64 – 94.



DIMENSIONS ARE IN MILLIMETERS (INCHES)

Figure 7a. Module drawing.




Figure 7b. SFP host board mechanical layout.




Figure 7c. Assembly drawing.

For product information and a complete list of distributors, please go to our web site: [www.avagotech.com](http://www.avagotech.com)

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright © 2005-2013 Avago Technologies. All rights reserved. Obsoletes 5988-7491EN AV02-3658EN - July 12, 2013

