


**PRODUCT BULLETIN**

Generic Copy

This notice is NXP Confidential Proprietary and is only intended for the customer listed on this notification.

**ISSUE DATE:** 01-Jul-2016  
**NOTIFICATION:** 17218  
**TITLE:** MPC5748G Errata update to Revision 2  
**EFFECTIVE DATE:** 02-Jul-2016

**DEVICE(S)**

MPN
SPC5747CK1CMJ2
SPC5747CK1CMJ2R
SPC5747CK1CMJ6
SPC5747CK1CMJ6R
SPC5747CK1MKU6
SPC5747CK1MKU6R
SPC5747CK1MMJ6
SPC5747CK1MMJ6R
SPC5747CK1VKU6
SPC5747CK1VKU6R
SPC5747CK1VMJ6
SPC5747CK1VMJ6R
SPC5747GBK1VMJ6
SPC5747GK1CKU2
SPC5747GK1CKU6
SPC5747GK1MKU6
SPC5747GK1MKU6R
SPC5747GK1MMJ6
SPC5747GK1MMJ6R
SPC5747GSK1MKU6
SPC5747GSK1MKU6R
SPC5747GTK1MKU6
SPC5747GTK1MKU6R
SPC5748CK1MKU6
SPC5748CK1MKU6R
SPC5748CK1MMJ6
SPC5748CK1MMJ6R
SPC5748GGK1MMJ6
SPC5748GGK1MMJ6R
SPC5748GGK1VMJ6
SPC5748GK0MKU6
SPC5748GK0MMJ6
SPC5748GK0MMN6
SPC5748GK1MKU6
SPC5748GK1MKU6R
SPC5748GK1MMJ6
SPC5748GK1MMJ6R
SPC5748GK1MMN6
SPC5748GSK0MKU6
SPC5748GSK0MMJ6
SPC5748GSK0MMN6
SPC5748GSK1MKU6
SPC5748GSK1MKU6R
SPC5748GSK1MMJ6
SPC5748GSK1MMN6
SPC5748GTK1MMJ6
SPC5748GTK1MMJ6R

This notice is NXP Confidential Proprietary and is only intended for the customer listed on this notification.

**AFFECTED CHANGE CATEGORIES**

- ERRATA

**DESCRIPTION OF CHANGE**

The MPC5748G errata documentation has been updated to revision 2 to include additional errata that have been identified on the device.

The following errata have been added:

Errata number	Errata Title
e9996	DSPIO and DSP11: Frame transfer does not restart after DSI frame matches preprogrammed value
e9995	DSPIO and DSP11: Frame transfer does not restart in case of DSI parity error in master mode
e10103	STCU2: Unexpected STCU self-test timeout can occur when a short functional reset is triggered during execution of online self-test
e10440	MC_ME & LPU: The transition between DRUN/RUN mode to STANDBY or DRUN/RUN mode to LPU_RUN may not complete if a reset is asserted.
e10143	CMP: Analog Comparator 0 (CMP_0) output state is high-impedance during exit from STANDBY mode
e10323	MC_ME: The transition from DRUN/RUN mode to STANDBY will not complete if a wake-up is triggered in a 50nS window.
e10141	LPU: LPU_RUN mode system clock must be preconfigured for undivided FIRC prior to LPU_STANDBY entry
e9978	eMIOS: Unexpected channel flag assertion during GPIO to MCB mode transition
e10362	MC_ME & LPU: The transition between DRUN/RUN mode to STANDBY or DRUN/RUN mode to LPU_RUN may not complete if any LVD is asserted or PORST goes low
e10361	MC_ME & LPU: The transition between DRUN/RUN mode to STANDBY or DRUN/RUN mode to LPU_RUN may not complete if EXR is asserted.
e10368	FlexCAN: Transition of the CAN FD operation enable bit may lead FlexCAN logic to an inconsistent state.
e10132	LPU: Mode transition to LPU_STOP or LPU_STANDBY may not complete
e9873	PFLASH: Calibration remap to flash memory not supported on 16KB and 32KB flash blocks in address range 0x00F90000-0x00FBFFFF
e10118	HSM: TRNG can only select FIRC for clock source
e10214	STCU & HSM: LBIST on devices with HSM enabled can cause stuck in reset
e10214	STCU & HSM: LBIST on devices with HSM enabled can cause stuck in reset

The following errata were revised:

Errata number	Errata Title
e8933	LINFlexD: Inconsistent sync field may cause an incorrect baud rate and the Sync Field Error Flag may not be set
e9200	MC_ME and LPU: JTAG TCK pin must be configured to ensure successful exit from STANDBY and LPU modes

The following errata were removed:

e8179	HSM: ICNT and branch history information may be incorrect following a nexus overflow
-------	--

The updated errata documentation is attached to this notice and can be found at: [http://www.nxp.com/products/microcontrollers-and-processors/power-architecture-processors/mpc5xxx-5xxx-32-bit-mcus/mpc57xx-mcus/ultra-reliable-mcus-for-automotive-industrial-control-and-gateway:MPC574xB-C-D-G?fsp=1&tab=Documentation\\_Tab](http://www.nxp.com/products/microcontrollers-and-processors/power-architecture-processors/mpc5xxx-5xxx-32-bit-mcus/mpc57xx-mcus/ultra-reliable-mcus-for-automotive-industrial-control-and-gateway:MPC574xB-C-D-G?fsp=1&tab=Documentation_Tab)

**REASON FOR CHANGE**

The errata documentation for MPC5748G has been updated.

**ANTICIPATED IMPACT OF PRODUCT CHANGE(FORM, FIT, FUNCTION, OR RELIABILITY)**

No changes have been made to the current production device. The errata describe existing conditions identified on current production device. There are potential hardware and/or software implications to customers.

**NOTE:**

THE CHANGE(S) SPECIFIED IN THIS NOTIFICATION WILL BE IMPLEMENTED ON THE EFFECTIVE DATE LISTED ABOVE. To request further data or inquire about the notification, please enter a [Support Case](#). Be aware that after you select this link to enter your request, you must choose the topic "Product Change Notification" once on the Salesforce page.

For sample inquiries - please go to [www.nxp.com](http://www.nxp.com)

**QUALIFICATION STATUS:** N/A

**QUALIFICATION PLAN:**

N/A

**RELIABILITY DATA SUMMARY:**

N/A

**ELECTRICAL CHARACTERISTIC SUMMARY:**

N/A

---

**CHANGED PART IDENTIFICATION:**

N/A

---

**ATTACHMENT(S):**

External attachment(s) FOR this notification can be viewed AT:

[17218\\_ZVEI\\_DeQuMa - MPC5748G \(Calypso 6M\) - Errata Update GM PB 17218 - June2016.pdf](#)  
[17218 MPC5748G 1N81M Errata June 2016 Rev 2.pdf](#)

---