


SN54ALVTH16821, SN74ALVTH16821 2.5-V/3.3-V 20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCES078E – JULY 1996 – REVISED JANUARY 1999

- State-of-the-Art Advanced BiCMOS Technology (ABT) *Widebus*™ Design for 2.5-V and 3.3-V Operation and Low Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 2.3-V to 3.6-V V_{CC})
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- High-Drive (–24/24 mA at 2.5-V and –32/64 mA at 3.3-V V_{CC})
- Power Off Disables Outputs, Permitting Live Insertion
- High-Impedance State During Power Up and Power Down Prevents Driver Conflict
- Uses Bus Hold on Data Inputs in Place of External Pullup/Pulldown Resistors to Prevent the Bus From Floating
- Auto3-State Eliminates Bus Current Loading When Output Exceeds $V_{CC} + 0.5$ V
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model; and Exceeds 1000 V Using Charged-Device Model, Robotic Method
- Flow-Through Architecture Facilitates Printed Circuit Board Layout
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package

SN54ALVTH16821 . . . WD PACKAGE
SN74ALVTH16821 . . . DGG, DGV, OR DL PACKAGE
(TOP VIEW)



description

The 'ALVTH16821 devices are 20-bit bus-interface flip-flops with 3-state outputs designed for 2.5-V or 3.3-V V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The devices can be used as two 10-bit flip-flops or one 20-bit flip-flop. The 20-bit flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK), the flip-flops store the logic levels set up at the D inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1999, Texas Instruments Incorporated

SN54ALVTH16821, SN74ALVTH16821

2.5-V/3.3-V 20-BIT BUS-INTERFACE FLIP-FLOPS

WITH 3-STATE OUTPUTS

SCES078E – JULY 1996 – REVISED JANUARY 1999

description (continued)

A buffered output-enable (\overline{OE}) input can be used to place the ten outputs in either a normal logic state (high or low level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

\overline{OE} does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

When V_{CC} is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ALVTH16821 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALVTH16821 is characterized for operation from -40°C to 85°C .



FUNCTION TABLE
(each 10-bit section)

INPUTS			OUTPUT
\overline{OE}	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	H or L	X	Q_0
H	X	X	Z

SN54ALVTH16821, SN74ALVTH16821
 2.5-V/3.3-V 20-BIT BUS-INTERFACE FLIP-FLOPS
 WITH 3-STATE OUTPUTS

SCES078E – JULY 1996 – REVISED JANUARY 1999

logic diagram (positive logic)



SN54ALVTH16821, SN74ALVTH16821

2.5-V/3.3-V 20-BIT BUS-INTERFACE FLIP-FLOPS

WITH 3-STATE OUTPUTS

SCES078E – JULY 1996 – REVISED JANUARY 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V_O (see Note 1)	–0.5 V to 7 V
Output current in the low state, I_O : SN54ALVTH16821	96 mA
SN74ALVTH16821	128 mA
Output current in the high state, I_O : SN54ALVTH16821	–48 mA
SN74ALVTH16821	–64 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Package thermal impedance, θ_{JA} (see Note 2): DGG package	81°C/W
DGV package	86°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ (see Note 3)

		SN54ALVTH16821			SN74ALVTH16821			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
V_{CC}	Supply voltage	2.3		2.7	2.3		2.7	V
V_{IH}	High-level input voltage	1.7			1.7			V
V_{IL}	Low-level input voltage			0.7			0.7	V
V_I	Input voltage	0	V_{CC}	5.5	0	V_{CC}	5.5	V
I_{OH}	High-level output current			–6			–8	mA
I_{OL}	Low-level output current			6			8	mA
	Low-level output current; current duty cycle $\leq 50\%$; $f \geq 1\text{ kHz}$			18			24	
$\Delta t/\Delta v$	Input transition rise or fall rate			10			10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200			200			$\mu\text{s/V}$
T_A	Operating free-air temperature	–55		125	–40		85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SN54ALVTH16821, SN74ALVTH16821
2.5-V/3.3-V 20-BIT BUS-INTERFACE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCES078E – JULY 1996 – REVISED JANUARY 1999

recommended operating conditions, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ (see Note 3)

		SN54ALVTH16821			SN74ALVTH16821			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
V_{CC}	Supply voltage	3		3.6	3		3.6	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
V_I	Input voltage	0	V_{CC}	5.5	0	V_{CC}	5.5	V
I_{OH}	High-level output current			-24			-32	mA
I_{OL}	Low-level output current			24			32	mA
	Low-level output current; current duty cycle $\leq 50\%$; $f \geq 1\text{ kHz}$			48			64	
$\Delta t/\Delta v$	Input transition rise or fall rate			10			10	ns/V
	Outputs enabled							
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200			200			$\mu\text{s/V}$
T_A	Operating free-air temperature	-55		125	-40		85	$^{\circ}\text{C}$

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SN54ALVTH16821, SN74ALVTH16821

2.5-V/3.3-V 20-BIT BUS-INTERFACE FLIP-FLOPS

WITH 3-STATE OUTPUTS

SCES078E – JULY 1996 – REVISED JANUARY 1999

electrical characteristics over recommended operating free-air temperature range,
 $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	TEST CONDITIONS		SN54ALVTH16821		SN74ALVTH16821		UNIT
			MIN	TYP†	MAX	MIN	
V_{IK}	$V_{CC} = 2.3\text{ V}$, $I_I = -18\text{ mA}$		-1.2		-1.2		V
V_{OH}	$V_{CC} = 2.3\text{ V to } 2.7\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC}-0.2$		$V_{CC}-0.2$		V
	$V_{CC} = 2.3\text{ V}$	$I_{OH} = -6\text{ mA}$	1.8		1.8		
V_{OL}	$V_{CC} = 2.3\text{ V to } 2.7\text{ V}$, $I_{OL} = 100\text{ }\mu\text{A}$		0.2		0.2		V
	$V_{CC} = 2.3\text{ V}$	$I_{OL} = 6\text{ mA}$	0.4				
		$I_{OL} = 8\text{ mA}$			0.4		
		$I_{OL} = 18\text{ mA}$	0.5				
I_I	Control inputs	$V_{CC} = 2.7\text{ V}$, $V_I = V_{CC}$ or GND	± 1		± 1		μA
		$V_{CC} = 0$ or 2.7 V , $V_I = 5.5\text{ V}$	10		10		
	Data inputs	$V_{CC} = 2.7\text{ V}$, $V_I = 5.5\text{ V}$	10		10		
		$V_{CC} = 2.7\text{ V}$, $V_I = V_{CC}$	1		1		
		$V_I = 0$	-5		-5		
I_{off}	$V_{CC} = 0$, V_I or $V_O = 0$ to 4.5 V				± 100		μA
I_{BHL}^\ddagger	$V_{CC} = 2.3\text{ V}$, $V_I = 0.7\text{ V}$		115		115		μA
I_{BHH}^\S	$V_{CC} = 2.3\text{ V}$, $V_I = 1.7\text{ V}$		-10		-10		μA
I_{BHLO}^\P	$V_{CC} = 2.7\text{ V}$, $V_I = 0$ to V_{CC}		300		300		μA
$I_{BHHO}^\#$	$V_{CC} = 2.7\text{ V}$, $V_I = 0$ to V_{CC}		-300		-300		μA
I_{EX}^\parallel	$V_{CC} = 2.3\text{ V}$, $V_O = 5.5\text{ V}$		125		125		μA
$I_{OZ(PU/PD)}^\star$	$V_{CC} \leq 1.2\text{ V}$, $V_O = 0.5\text{ V to } V_{CC}$, $V_I = \text{GND or } V_{CC}$, $\overline{OE} = \text{don't care}$		± 100		± 100		μA
I_{OZH}	$V_{CC} = 2.7\text{ V}$	$V_O = 2.3\text{ V}$, $V_I = 0.7\text{ V or } 1.7\text{ V}$	5		5		μA
I_{OZL}	$V_{CC} = 2.7\text{ V}$	$V_O = 0.5\text{ V}$, $V_I = 0.7\text{ V or } 1.7\text{ V}$	-5		-5		μA
I_{CC}	$V_{CC} = 2.7\text{ V}$, $I_O = 0$, $V_I = V_{CC}$ or GND	Outputs high	0.04	0.1	0.04	0.1	mA
		Outputs low	2.3	4.5	2.3	4.5	
		Outputs disabled	0.04	0.1	0.04	0.1	
C_i	$V_{CC} = 2.5\text{ V}$, $V_I = 2.5\text{ V or } 0$		3.5		3.5		pF
C_o	$V_{CC} = 2.5\text{ V}$, $V_O = 2.5\text{ V or } 0$		6.5		6.5		pF

† All typical values are at $V_{CC} = 2.5\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

§ The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.

¶ An external driver must source at least I_{BHLO} to switch this node from low to high.

An external driver must sink at least I_{BHHO} to switch this node from high to low.

|| Current into an output in the high state when $V_O > V_{CC}$

* High-impedance state during power up or power down

SN54ALVTH16821, SN74ALVTH16821
2.5-V/3.3-V 20-BIT BUS-INTERFACE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCES078E – JULY 1996 – REVISED JANUARY 1999

electrical characteristics over recommended operating free-air temperature range,
 $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	SN54ALVTH16821		SN74ALVTH16821		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
V_{IK}		$V_{CC} = 3\text{ V}$, $I_I = -18\text{ mA}$			-1.2		V	
V_{OH}		$V_{CC} = 3\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC}-0.2$		$V_{CC}-0.2$		V	
		$V_{CC} = 3\text{ V}$	2		2			
V_{OL}		$V_{CC} = 3\text{ V to }3.6\text{ V}$, $I_{OL} = 100\text{ }\mu\text{A}$	0.2		0.2		V	
		$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4		
			$I_{OL} = 24\text{ mA}$	0.5				
			$I_{OL} = 32\text{ mA}$			0.5		
			$I_{OL} = 48\text{ mA}$	0.55				
$I_{OL} = 64\text{ mA}$			0.55					
I_I	Control inputs	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$ or GND	± 1		± 1		μA	
		$V_{CC} = 0$ or 3.6 V , $V_I = 5.5\text{ V}$	10		10			
	Data inputs	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	10		10		
			$V_I = V_{CC}$	1		1		
		$V_I = 0$	-5		-5			
I_{off}		$V_{CC} = 0$, V_I or $V_O = 0$ to 4.5 V			± 100		μA	
I_{BHL}^\ddagger		$V_{CC} = 3\text{ V}$, $V_I = 0.8\text{ V}$	75		75		μA	
I_{BHH}^\S		$V_{CC} = 3\text{ V}$, $V_I = 2\text{ V}$	-75		-75		μA	
I_{BHLO}^\P		$V_{CC} = 3.6\text{ V}$, $V_I = 0$ to V_{CC}	500		500		μA	
$I_{BHHO}^\#$		$V_{CC} = 3.6\text{ V}$, $V_I = 0$ to V_{CC}	-500		-500		μA	
I_{EX}^\parallel		$V_{CC} = 3\text{ V}$, $V_O = 5.5\text{ V}$	125		125		μA	
$I_{OZ(PU/PD)}^\star$		$V_{CC} \leq 1.2\text{ V}$, $V_O = 0.5\text{ V to }V_{CC}$, $V_I = \text{GND or }V_{CC}$, $\overline{OE} = \text{don't care}$	± 100		± 100		μA	
I_{OZH}		$V_{CC} = 3.6\text{ V}$ $V_O = 3\text{ V}$, $V_I = 0.8\text{ V or }2\text{ V}$	5		5		μA	
I_{OZL}		$V_{CC} = 3.6\text{ V}$ $V_O = 0.5\text{ V}$, $V_I = 0.8\text{ V or }2\text{ V}$	-5		-5		μA	
I_{CC}		$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}$ or GND	Outputs high	0.07	0.1	0.07	0.1	mA
			Outputs low	3.2	5.5	3.2	5	
			Outputs disabled	0.07	0.1	0.07	0.1	
ΔI_{CC}^\square		$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND	0.4		0.4		mA	
C_i		$V_{CC} = 3.3\text{ V}$, $V_I = 3.3\text{ V or }0$	3.5		3.5		pF	
C_o		$V_{CC} = 3.3\text{ V}$, $V_O = 3.3\text{ V or }0$	6		6		pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

§ The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.

¶ An external driver must source at least I_{BHLO} to switch this node from low to high.

An external driver must sink at least I_{BHHO} to switch this node from high to low.

|| Current into an output in the high state when $V_O > V_{CC}$

☆ High-impedance state during power up or power down

□ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54ALVTH16821, SN74ALVTH16821
2.5-V/3.3-V 20-BIT BUS-INTERFACE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCES078E – JULY 1996 – REVISED JANUARY 1999

timing requirements over recommended operating free-air temperature range, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ (unless otherwise noted) (see Figure 1)

		SN54ALVTH16821		SN74ALVTH16821		UNIT
		MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	150		150		MHz
t_w	Pulse duration, CLK high or low	1.6		1.5		ns
t_{su}	Setup time, data before CLK \uparrow	Data high	1.6	1.5		ns
		Data low	2.1	2		
t_h	Hold time, data after CLK \uparrow	Data high	0.4	0.3		ns
		Data low	1.1	1		

timing requirements over recommended operating free-air temperature range, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ (unless otherwise noted) (see Figure 2)

		SN54ALVTH16821		SN74ALVTH16821		UNIT
		MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	150		150		MHz
t_w	Pulse duration, CLK high or low	1.6		1.5		ns
t_{su}	Setup time, data before CLK \uparrow	Data high	1.6	1.5		ns
		Data low	1.6	1.5		
t_h	Hold time, data after CLK \uparrow	Data high	1.1	1		ns
		Data low	1.1	1		

switching characteristics over recommended operating free-air temperature range, $C_L = 30\text{ pF}$, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54ALVTH16821		SN74ALVTH16821		UNIT
			MIN	MAX	MIN	MAX	
f_{max}			150		150		MHz
t_{PLH}	CLK	Q	1	4.2	1	4.1	ns
t_{PHL}			1	4.5	1	4.4	
t_{PZH}	$\overline{\text{OE}}$	Q	1.5	4.7	1.5	4.6	ns
t_{PZL}			1	4.2	1	4.1	
t_{PHZ}	$\overline{\text{OE}}$	Q	1.5	4.6	1.5	4.5	ns
t_{PLZ}			1	5	1	4.9	

switching characteristics over recommended operating free-air temperature range, $C_L = 50\text{ pF}$, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54ALVTH16821		SN74ALVTH16821		UNIT
			MIN	MAX	MIN	MAX	
f_{max}			150		150		MHz
t_{PLH}	CLK	Q	1	3.6	1	3.5	ns
t_{PHL}			1	3.6	1	3.5	
t_{PZH}	$\overline{\text{OE}}$	Q	1	4.2	1	4.1	ns
t_{PZL}			1	3.7	1	3.6	
t_{PHZ}	$\overline{\text{OE}}$	Q	1	4.9	1	4.8	ns
t_{PLZ}			1	4.8	1	4.6	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




SN54ALVTH16821, SN74ALVTH16821
2.5-V/3.3-V 20-BIT BUS-INTERFACE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCES078E – JULY 1996 – REVISED JANUARY 1999


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$




LOAD CIRCUIT


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	2 \times V_{CC}
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50\ \Omega$, $t_r \leq 2\text{ ns}$, $t_f \leq 2\text{ ns}$.
D. The outputs are measured one at a time with one transition per measurement.


Figure 1. Load Circuit and Voltage Waveforms

SN54ALVTH16821, SN74ALVTH16821
2.5-V/3.3-V 20-BIT BUS-INTERFACE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCES078E – JULY 1996 – REVISED JANUARY 1999


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




**VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS
PULSE DURATION**



**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated