

ISL54222

High-Speed USB 2.0 (480Mbps)

**NOT RECOMMENDED FOR NEW DESIGNS
RECOMMENDED REPLACEMENT PART
ISL54222A**

FN6835
Rev 1.00
May 27, 2009

The Intersil ISL54222 is a single supply dual 2:1 multiplexer that can operate from a single 1.8V to 3.3V supply. It contains two SPDT (Single Pole/Double Throw) switches configured as a DPDT. The part was designed for switching or routing of USB High-Speed signals and/or USB Full-speed signals in portable battery powered products.

The 5.5Ω switches can swing rail-to-rail and were specifically designed to pass USB full speed data signals that range from 0V to 3.3V and USB high speed data signals that range from 0V to 400mV with a single supply as low as 1.8V. They have high bandwidth and low capacitance to pass USB high speed data signals with minimal distortion.

The part can be used in Personal Media Players and other portable battery powered devices that need to route USB high-speed signals and/or full-speed signals to different transceiver sections of the device while connected to a single USB host (computer).

The digital logic inputs are 1.8V logic compatible when operated with a 1.8V to 3.3V supply. The ISL54222 has an output enable pin to open all the switches. It can be used to facilitate proper bus disconnect and connection when switching between the USB sources.

The ISL54222 is available in 10 Ld 1.8mmx1.4mm μTQFN, 10 Ld TDFN and 10 Ld MSOP packages. It operates over a temperature range of -40 to +85°C.


Features

- High-Speed (480Mbps) and Full-Speed (12Mbps) Signaling Capability per USB 2.0
- 1.8V Logic Compatible
- Enable Pin to Open all Switches
- Power OFF Protection
- D-/D+ Pins are Overvoltage Tolerant to 5.5V
- -3dB Frequency 782MHz
- Low ON Capacitance 6.5pF
- Low ON-Resistance 5.5Ω
- Single Supply Operation (V_{DD}) 1.8V to 3.3V
- Available in μTQFN, TDFN, and MSOP Packages
- Pb-Free (RoHS Compliant)
- Compliant with USB 2.0 Short Circuit and Overvoltage Requirements Without Additional External Components



Applications

- MP3 and other Personal Media Players
- Cellular/Mobile Phones
- PDA's
- Digital Cameras and Camcorders
- USB Switching

Application Block Diagram



Pinouts



NOTE:

1. Switches Shown for SEL = Logic "1" and OE = Logic "0".

Truth Table

OE	SEL	HSD1-, HSD1+	HSD2-, HSD2+
0	0	ON	OFF
0	1	OFF	ON
1	X	OFF	OFF

Logic "0" when ≤ 0.5V, Logic "1" when ≥ 1.4V with a 1.8V to 3.3V Supply.

Pin Descriptions

PIN NAME	DESCRIPTION
V _{DD}	Power Supply
GND	Ground Connection
SEL	Select Logic Control Input
OE	Bus Switch Enable
D+, D-, HSDx+, HSDx-	USB Data Port

Ordering Information

PART NUMBER	PART MARKING	TEMP. RANGE (°C)	PACKAGE (Pb-Free)	PKG. DWG. #
ISL54222IRUZ-T* (Note NOTES:)	J	-40 to +85	10 Ld 1.8 x 1.4mm μTQFN (Tape and Reel)	L10.1.8x1.4A
ISL54222IRTZ (Note 3)	4222	-40 to +85	10 Ld 3x3 TDFN	L10.3x3A
ISL54222IRTZ-T* (Note 3)	4222	-40 to +85	10 Ld 3x3 TDFN (Tape and Reel)	L10.3x3A
ISL54222IUZ (Note 3)	54222	-40 to +85	10 Ld MSOP	M10.118
ISL54222IUZ-T* (Note 3)	54222	-40 to +85	10 Ld MSOP (Tape and Reel)	M10.118
ISL54222IRUEVAL1Z	Evaluation Board			

*Please refer to TB347 for details on reel specifications.

NOTES:

2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Absolute Maximum Ratings

V_{DD} to GND	-0.3V to 3.5V
Input Voltages	
HSD2x, HSD1x (Note 4)	-0.3V to 6.0V
SEL, \overline{OE} (Note 4)	-0.3V to (V_{DD} + 0.3V)
Output Voltages	
D+, D- (Note 4)	-0.3V to 6.0V
Continuous Current (HSD2x, HSD1x)	±40mA
Peak Current (HSD2x, HSD1x)	
(Pulsed 1ms, 10% Duty Cycle, Max)	±100mA
ESD Rating:	
Human Body Model	>6kV
Machine Model	>500V
Charged Device Model	>2kV

Thermal Information

Thermal Resistance (Typical)	θ_{JA} (°C/W)	θ_{JC} (°C/W)
10 Ld μ TQFN Package (Note 5)	160	N/A
10 Ld TDFN Package (Notes 6, 7)	55	18
10 Ld MSOP Package (Note 5)	165	N/A
Maximum Junction Temperature (Plastic Package)	+150°C	
Maximum Storage Temperature Range	-65°C to +150°C	

Operating Conditions

Temperature Range	-40°C to +85°C
V_{DD} Supply Voltage Range	1.8V to 3.3V
Logic Control Input Voltage	0V to V_{DD}
Analog Signal Range	0V to V_{DD}

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- Signals on HSD1x, HSD2x, D+, D- exceeding GND by specified amount are clamped. Signals on \overline{OE} and SEL exceeding V_{DD} or GND by specified amount are clamped. Limit current to maximum current ratings.
- θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.

Electrical Specifications - 1.8V to 3.3V Supply Test Conditions: $V_{DD} = +3.3V$, GND = 0V, $V_{SELH} = 1.4V$, $V_{SELL} = 0.5V$, $V_{OE H} = 1.4V$, $V_{OE L} = 0.5V$, (Note 8), Unless Otherwise Specified.

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Notes 9, 10)	TYP	MAX (Notes 9, 10)	UNITS
ANALOG SWITCH CHARACTERISTICS						
Analog Signal Range, V_{ANALOG}	$V_{DD} = V_{DD}$, SEL = 0V or V_{DD} , $\overline{OE} = 0V$	Full	0	-	V_{DD}	V
ON-Resistance, r_{ON} (High-Speed)	$V_{DD} = 1.8V$, SEL = 0.5V or 1.4V, $\overline{OE} = 0.5V$, $I_{Dx} = 40mA$, V_{HSD1x} or $V_{HSD2x} = 0V$ to 400mV (see Figure 3, Note 13)	25	-	5.5	8	Ω
		Full	-	-	10	Ω
r_{ON} Matching Between Channels, Δr_{ON} (High-Speed)	$V_{DD} = 1.8V$, SEL = 0.5V or 1.4V, $\overline{OE} = 0.5V$, $I_{Dx} = 40mA$, V_{HSD1x} or $V_{HSD2x} =$ Voltage at max r_{ON} . (Notes 12, 13)	25	-	0.072	0.5	Ω
		Full	-	-	0.55	Ω
r_{ON} Flatness, $R_{FLAT(ON)}$ (High-Speed)	$V_{DD} = 1.8V$, SEL = 0.5V or 1.4V, $\overline{OE} = 0.5V$, $I_{Dx} = 40mA$, V_{HSD1x} or $V_{HSD2x} = 0V$ to 400mV, (Notes 11, 13)	25	-	0.44	1.2	Ω
		Full	-	-	1.3	Ω
OFF Leakage Current, $I_{HSD1x(OFF)}$	$V_{DD} = 3.3V$, SEL = V_{DD} and $\overline{OE} = 0V$ or $\overline{OE} = V_{DD}$, $V_{Dx} = 0.3V, 3V$, $V_{HSD1x} = 3V, 0.3V$, $V_{HSD2x} = 0.3V, 3V$	25	-15	0.35	15	nA
		Full	-20	-	20	nA
ON Leakage Current, $I_{HSD1x(ON)}$	$V_{DD} = 3.3V$, SEL = $\overline{OE} = 0V$, $V_{Dx} = 0.3V, 3V$, $V_{HSD1x} = 0.3V, 3V$, $V_{HSD2x} = 3V, 0.3V$	25	-20	2.5	20	nA
		Full	-25	-	25	nA
OFF Leakage Current, $I_{HSD2x(OFF)}$	$V_{DD} = 3.3V$, SEL = $\overline{OE} = 0V$ or $\overline{OE} = V_{DD}$, $V_{Dx} = 3V, 0.3V$, $V_{HSD2x} = 0.3V, 3V$, $V_{HSD1x} = 3V, 0.3V$	25	-15	0.26	15	nA
		Full	-20	-	20	nA
ON Leakage Current, $I_{HSD2x(ON)}$	$V_{DD} = 3.3V$, SEL = V_{DD} , $\overline{OE} = 0V$, $V_{Dx} = 0.3V, 3V$, $V_{HSD2x} = 0.3V, 3V$, $V_{HSD1x} = 3V, 0.3V$	25	-20	1.65	20	nA
		Full	-25	-	25	nA
Power OFF Leakage Current, I_{OFF}	$V_{DD} = 0V$, $V_{D+} = 0V$ to 5.25V, $V_{D-} = 0V$ to 5.25V	25	-	0.005	0.025	μA
		Full	-	-	0.5	μA
DYNAMIC CHARACTERISTICS						
Turn-ON Time, t_{ON}	$V_{DD} = 3.3V$, $V_{IN} = 3V$, $R_L = 50\Omega$, $C_L = 50pF$ (see Figure 1)	25	-	50	-	ns
Turn-OFF Time, t_{OFF}	$V_{DD} = 3.3V$, $V_{IN} = 3V$, $R_L = 50\Omega$, $C_L = 50pF$ (see Figure 1)	25	-	33	-	ns


Electrical Specifications - 1.8V to 3.3V Supply Test Conditions: $V_{DD} = +3.3V$, $GND = 0V$, $V_{SELH} = 1.4V$, $V_{SELL} = 0.5V$, $V_{\overline{OE}H} = 1.4V$, $V_{\overline{OE}L} = 0.5V$, (Note 8), Unless Otherwise Specified. (Continued)

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Notes 9, 10)	TYP	MAX (Notes 9, 10)	UNITS
Break-Before-Make Time Delay, t_D	$V_{DD} = 3.3V$, $V_{IN} = 3V$, $R_L = 50\Omega$, $C_L = 50pF$ (see Figure 2)	25	-	12	-	ns
Turn-ON Enable Time, t_{ENABLE}	$V_{DD} = 3.3V$, $V_{IN} = 3V$, $R_L = 15k\Omega$, $C_L = 50pF$, Time out of All-Off state	25	-	42	-	ns
Turn-OFF Disable Time, $t_{DISABLE}$	$V_{DD} = 3.3V$, $V_{IN} = 3V$, $R_L = 15k\Omega$, $C_L = 50pF$, Time into All-Off state, Time is highly dependent on the load (R_L , C_L) time constant.	25	-	75	-	ns
Skew, ($t_{SKEWOUT} - t_{SKEWIN}$)	$V_{DD} = 3.3V$, $SEL = 0V$ or $3.3V$, $\overline{OE} = 0V$, $R_L = 45\Omega$, $C_L = 10pF$, $t_R = t_F = 500ps$ at 480Mbps, (Duty Cycle = 50%) (see Figure 6)	25	-	53	-	ps
Rise/Fall Degradation (Propagation Delay), t_{PD}	$V_{DD} = 3.3V$, $SEL = 0V$ or $3.3V$, $\overline{OE} = 0V$, $R_L = 45\Omega$, $C_L = 10pF$, (see Figure 6)	25	-	250	-	ps
Crosstalk	$V_{DD} = 3.3V$, $R_L = 50\Omega$, $f = 240MHz$ (see Figure 5)	25	-	-25	-	dB
OFF-Isolation	$V_{DD} = 3.3V$, $\overline{OE} = 3.3V$, $R_L = 50\Omega$, $f = 240MHz$	25	-	-27	-	dB
-3dB Bandwidth	Signal = 0dBm, 0.2VDC offset, $R_L = 50\Omega$	25	-	782	-	MHz
OFF Capacitance, C_{HSxOFF}	$f = 1MHz$, $V_{DD} = 3.3V$, $SEL = 0V$, $\overline{OE} = 3.3V$, V_{HSD1x} or $V_{HSD2x} = V_{Dx} = 0V$ (see Figure 4)	25	-	2.5	-	pF
COM ON Capacitance, $C_{DX(ON)}$	$f = 1MHz$, $V_{DD} = 3.3V$, $SEL = 0V$ or $3.3V$, $\overline{OE} = 0V$, V_{HSD1x} or $V_{HSD2x} = V_{Dx} = 0V$ (see Figure 4)	25	-	6.5	-	pF
POWER SUPPLY CHARACTERISTICS						
Power Supply Range, V_{DD}		Full	1.8		3.3	V
Positive Supply Current, I_{DD}	$V_{DD} = 3.3V$, $SEL = 0V$ or V_{DD} , $\overline{OE} = 0V$ or V_{DD}	25	-	32	40	μA
		Full	-	-	50	μA
Positive Supply Current, I_{DD}	$V_{DD} = 1.8V$, $SEL = 0V$, $\overline{OE} = 0V$ or V_{DD}	25	-	5.8	7.5	μA
		Full	-	-	8	μA
DIGITAL INPUT CHARACTERISTICS						
Input Voltage Low, V_{SELL} , $V_{\overline{OE}L}$	$V_{DD} = 1.8V$ to $3.3V$	Full	-	-	0.5	V
Input Voltage High, V_{SELH} , $V_{\overline{OE}H}$	$V_{DD} = 1.8V$ to $3.3V$	Full	1.4	-	V_{DD}	V
Input Current, I_{SELL} , $I_{\overline{OE}L}$	$V_{DD} = 3.3V$, $SEL = 0V$, $\overline{OE} = 0V$	Full	-	104	-	nA
Input Current, I_{SELH}	$V_{DD} = 3.3V$, $SEL = 3.3V$	Full	-	-1.5	-	nA
Input Current, $I_{\overline{OE}H}$	$V_{DD} = 3.3V$, $\overline{OE} = 3.3V$	Full	-	-1.6	-	nA

NOTES:


- V_{LOGIC} = Input voltage to perform proper function.
- The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.
- Flatness is defined as the difference between maximum and minimum value of ON-resistance over the specified analog signal range.
- r_{ON} matching between channels is calculated by subtracting the channel with the highest max r_{ON} value from the channel with lowest max r_{ON} value, between HSD2+ and HSD2- or between HSD1+ and HSD1-.
- Limits established by characterization and are not production tested.

Test Circuits and Waveforms



Logic input waveform is inverted for switches that have the opposite logic sense.

FIGURE 1A. MEASUREMENT POINTS



Repeat test for all switches. C_L includes fixture and stray capacitance.

$$V_{OUT} = V_{(INPUT)} \frac{R_L}{R_L + r_{ON}}$$

FIGURE 1B. TEST CIRCUIT

FIGURE 1. SWITCHING TIMES






FIGURE 2A. MEASUREMENT POINTS



Repeat test for all switches. C_L includes fixture and stray capacitance.

FIGURE 2B. TEST CIRCUIT


FIGURE 2. BREAK-BEFORE-MAKE TIME



Repeat test for all switches.


FIGURE 3. r_{ON} TEST CIRCUIT

Test Circuits and Waveforms (Continued)



Repeat test for all switches.

FIGURE 4. CAPACITANCE TEST CIRCUIT



Signal direction through switch is reversed, worst case values are recorded. Repeat test for all switches.

FIGURE 5. CROSSTALK TEST CIRCUIT





FIGURE 6A. MEASUREMENT POINTS




$|t_{ro} - t_{ri}|$ Delay Due to Switch for Rising Input and Rising Output Signals.
 $|t_{fo} - t_{fi}|$ Delay Due to Switch for Falling Input and Falling Output Signals
 $|t_{skew_o}|$ Change in Skew through the Switch for Output Signals.
 $|t_{skew_i}|$ Change in Skew through the Switch for Input Signals.

FIGURE 6B. TEST CIRCUIT

FIGURE 6. SKEW TEST

Application Block Diagram



Detailed Description

The ISL54222 device is a dual single pole/double throw (SPDT) analog switch configured as a DPDT that operates from a single DC power supply in the range of 1.8V to 3.3V.

It was designed to function as a dual 2-to-1 multiplexer to select between two USB high-speed differential data signals in portable battery powered products. It is offered in a TDFN, MSOP, and a small μ TQFN packages for use in MP3 players, cameras, PDAs, cellphones, and other personal media players. The device has an enable pin to open all switches.

The part consists of four 5.5 Ω high speed (HSx) switches. These switches have high bandwidth and low capacitance to pass USB high-speed (480Mbps) differential data signals with minimal edge and phase distortion. They can also swing from 0V to V_{DD} to pass USB full speed (12Mbps) differential data signals with minimal distortion.

The ISL54222 was designed for MP3 players, cameras, cellphones, and other personal media player applications that have multiple high-speed or full-speed transceivers sections and need to multiplex between these USB sources to a single USB host (computer). A typical application block diagram of this functionality is previously shown.

A detailed description of the HS switches is provided in the following section.

High-Speed (HSx) Switches

The HSx switches (HSD1-, HSD1+, HSD2-, HSD2+) are bi-directional switches that can pass rail-to-rail signals. When powered with a 1.8V supply, these switches have a nominal r_{ON} of 5.5 Ω over the signal range of 0V to 400mV with a r_{ON} flatness of 0.44 Ω . The r_{ON} matching between the HSD1 and HSD2 switches over this signal range is only 0.072 Ω , ensuring minimal impact by the switches to USB

high speed signal transitions. As the signal level increases, the r_{ON} switch resistance increases. At signal level of 1.8V, the switch resistance is nominally 12 Ω . See Figures 7, 8, 9, 10, 11, 12 in the "Typical Performance Curves" beginning on page 9.

The HSx switches were specifically designed to pass USB 2.0 high-speed (480Mbps) differential signals in the range of 0V to 400mV. They have low capacitance (6.5pF) and high bandwidth to pass the USB high-speed signals with minimum edge and phase distortion to meet USB 2.0 high speed signal quality specifications. See Figure 13 in the "Typical Performance Curves" on page 10 for USB High-speed Eye Pattern taken with switches in the differential signal paths.

The HSx switches can also pass USB full-speed signals (12Mbps) with minimal distortion and meet all the USB requirements for USB 2.0 full-speed signaling. See Figure 14 and 15 in the "Typical Performance Curves" on page 11 for USB Full-speed Eye Pattern taken with switches in the differential signal paths.

The maximum normal operating signal range for the HSx switches is from 0V to V_{DD} . The signal voltage should not be allowed to exceed the V_{DD} voltage rail or go below ground by more than -0.3V for normal operation.

However, in the event that the USB 5.25V V_{BUS} voltage gets shorted to one or both of the D-/D+ pins, the ISL54222 has special fault protection circuitry to prevent damage to the ISL54222 part. The fault circuitry allows the signal pins (D-, D+, HSD1-, HSD1+, HSD2-, HSD2+) to be driven up to 5.5V while the V_{DD} supply voltage is in the range of 0V to 3.3V. In this condition the part draws < 300 μ A of I_{DD} current and causes no stress to the IC. In addition when V_{DD} is at 0V (ground) all switches are OFF and the fault voltage is isolated from the other side of the switch. When V_{DD} is in the

range of 1.8V to 3.3V the fault voltage will pass through to the output of an active switch channel. During the fault condition normal operation is not guaranteed until the fault is removed. See the “USB 2.0 V_{BUS} Short Requirements” section below.

The HS1 channel switches are active (turned ON) whenever the SEL voltage is Logic “0” (Low) and the \overline{OE} voltage is Logic “0” (Low).

The HS2 channel switches are active (turned ON) whenever the SEL voltage is Logic “1” (High) and the \overline{OE} voltage is Logic “0” (Low).

ISL54222 Operation

The following will discuss using the ISL54222 shown in the “Application Block Diagram” on page 7.

POWER

The power supply connected at the V_{DD} pin provides the DC bias voltage required by the ISL54222 part for proper operation. The ISL54222 can be operated with a V_{DD} voltage in the range of 1.8V to 3.3V.

A 0.01 μ F or 0.1 μ F decoupling capacitor should be connected from the V_{DD} pin to ground to filter out any power supply noise from entering the part. The capacitor should be located as close to the V_{DD} pin as possible.

LOGIC CONTROL

The state of the ISL54222 device is determined by the voltage at the SEL pin and the \overline{OE} pin. SEL is only active when the \overline{OE} pin is Logic “0” (Low). Refer to the “Truth Table” on page 2.

The ISL54222 logic pins are designed to minimize current consumption when the logic control voltage is lower than the V_{DD} supply voltage. With $V_{DD} = 3.3V$ and logic pins at 1.4V the part typically draws only 35 μ A of I_{DD} current. With $V_{DD} = 1.8V$ and logic pins at 1.4V the part typically draws only 6 μ A of I_{DD} current. Driving the logic pins to the V_{DD} supply rail minimizes power consumption.

The logic pins must be held High or Low and must not float.

Logic Control Voltage Levels

With V_{DD} supply voltage in the range of 1.8V to 3.3V the logic levels are:

$\overline{OE} = \text{Logic “0” (Low) when } V_{\overline{OE}} \leq 0.5V$

$\overline{OE} = \text{Logic “1” (High) when } V_{\overline{OE}} \geq 1.4V$

SEL = Logic “0” (Low) when $V_{SEL} \leq 0.5V$

SEL = Logic “1” (High) when $V_{SEL} \geq 1.4V$

HSD1 USB Channel

If the SEL pin = Logic “0” and the \overline{OE} pin = Logic “0”, high-speed Channel 1 will be ON. The HSD1- and HSD1+ switches are ON and the HSD2- and HSD2+ switches are OFF (high impedance).

When a computer or USB hub is plugged into the common USB connector and Channel 1 is active, a link will be established between the USB 1 transceiver section of the media player and the computer. The device will be able to transmit and receive data from the computer.

HSD2 USB Channel

If the SEL pin = Logic “1” and the \overline{OE} pin = Logic “0”, high-speed Channel 2 will be ON. The HSD2- and HSD2+ switches are ON and the HSD1- and HSD1+ switches are OFF (high impedance).

When a USB cable from a computer or USB hub is connected at the common USB connector and Channel 2 is active, a link will be established between the USB 2 transceiver section of the media player and the computer. The device will be able to transmit and receive data from the computer.

All Switches OFF Mode

If the SEL pin = Logic “0” or Logic “1” and the \overline{OE} pin = Logic “1”, all of the switches will turn OFF (high impedance).

The “All OFF” state can be used to switch between the two USB sections of the media player. When switching from one USB transceiver section to the other USB transceiver section, you can momentarily put the ISL54222 switch in the “ALL OFF” state, in order to get the computer to disconnect from the current USB section, so it can properly connect to the other USB transceiver section when that channel is turned ON.

USB 2.0 V_{BUS} Short Requirements

The USB 2.0 specification in chapter 7, section 7.1.1 states a USB device must be able to withstand a V_{BUS} short to the D+ or D- signal lines when the device is either powered off or powered on for at least 24 hours. The ISL54222 part has special fault protection circuitry to meet these short circuit requirements.

The fault protection circuitry allows the signal pins (D-, D+, HSD1-, HSD1+, HSD2-, HSD2+) to be driven up to 5.5V while the V_{DD} supply voltage is in the range of 0V to 3.3V. In this overvoltage condition the part draws < 300 μ A of I_{DD} current and causes no stress/damage to the IC.

In addition when V_{DD} is at 0V (ground), all switches are OFF and the shorted V_{BUS} voltage is isolated from the other side of the switch.

When V_{DD} is in the range of 1.8V to 3.3V, the shorted V_{BUS} voltage will pass through to the output of an active (turned ON) switch channel but not through a turned OFF channel. Any components connected on the active channel must be able to withstand the overvoltage condition.

Note: During the fault condition normal operation of the USB channel is not guaranteed until the fault condition is removed.

Typical Performance Curves $T_A = +25^\circ\text{C}$, Unless Otherwise Specified




FIGURE 7. ON-RESISTANCE vs SUPPLY VOLTAGE vs SWITCH VOLTAGE




FIGURE 8. ON-RESISTANCE vs SUPPLY VOLTAGE vs SWITCH VOLTAGE




FIGURE 9. ON-RESISTANCE vs SWITCH VOLTAGE




FIGURE 10. ON-RESISTANCE vs SWITCH VOLTAGE




FIGURE 11. ON-RESISTANCE vs SWITCH VOLTAGE




FIGURE 12. ON-RESISTANCE vs SWITCH VOLTAGE

Typical Performance Curves $T_A = +25^{\circ}\text{C}$, Unless Otherwise Specified (Continued)




FIGURE 13. EYE PATTERN: 480Mbps WITH USB SWITCHES IN THE SIGNAL PATH

Typical Performance Curves $T_A = +25^\circ\text{C}$, Unless Otherwise Specified (Continued)




FIGURE 14. EYE PATTERN: 12Mbps WITH USB SWITCHES IN THE SIGNAL PATH




FIGURE 15. EYE PATTERN: 12Mbps WITH USB SWITCHES IN THE SIGNAL PATH

Typical Performance Curves $T_A = +25^\circ\text{C}$, Unless Otherwise Specified (Continued)




FIGURE 16. FREQUENCY RESPONSE




FIGURE 17. OFF-ISOLATION




FIGURE 18. CROSSTALK

Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP):

GND


TRANSISTOR COUNT:

325

PROCESS:

Submicron CMOS

Ultra Thin Quad Flat No-Lead Package (UTQFN)



L10.1.8x1.4A

10 LEAD ULTRA THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE


SYMBOL	MILLIMETERS			NOTES
	MIN	NOMINAL	MAX	
A	0.45	0.50	0.55	-
A1	-	-	0.05	-
A3	0.127 REF			-
b	0.15	0.20	0.25	5
D	1.75	1.80	1.85	-
E	1.35	1.40	1.45	-
e	0.40 BSC			-
L	0.35	0.40	0.45	-
L1	0.45	0.50	0.55	-
N	10			2
Nd	2			3
Ne	3			3
θ	0	-	12	4

Rev. 3 6/06

NOTES:

1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
2. N is the number of terminals.
3. Nd and Ne refer to the number of terminals on D and E side, respectively.
4. All dimensions are in millimeters. Angles are in degrees.
5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
7. Maximum package warpage is 0.05mm.
8. Maximum allowable burrs is 0.076mm in all directions.
9. JEDEC Reference MO-255.
10. For additional information, to assist with the PCB Land Pattern Design effort, see Intersil Technical Brief TB389.

Mini Small Outline Plastic Packages (MSOP)



M10.118 (JEDEC MO-187BA)
10 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.037	0.043	0.94	1.10	-
A1	0.002	0.006	0.05	0.15	-
A2	0.030	0.037	0.75	0.95	-
b	0.007	0.011	0.18	0.27	9
c	0.004	0.008	0.09	0.20	-
D	0.116	0.120	2.95	3.05	3
E1	0.116	0.120	2.95	3.05	4
e	0.020 BSC		0.50 BSC		-
E	0.187	0.199	4.75	5.05	-
L	0.016	0.028	0.40	0.70	6
L1	0.037 REF		0.95 REF		-
N	10		10		7
R	0.003	-	0.07	-	-
R1	0.003	-	0.07	-	-
θ	5°	15°	5°	15°	-
α	0°	6°	0°	6°	-

Rev. 0 12/02





NOTES:

1. These package dimensions are within allowable dimensions of JEDEC MO-187BA.
2. Dimensioning and tolerancing per ANSI Y14.5M-1994.
3. Dimension "D" does not include mold flash, protrusions or gate burrs and are measured at Datum Plane. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
4. Dimension "E1" does not include interlead flash or protrusions and are measured at Datum Plane. [-H-] Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
5. Formed leads shall be planar with respect to one another within 0.10mm (.004) at seating Plane.
6. "L" is the length of terminal for soldering to a substrate.
7. "N" is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
10. Datums [-A-] and [-B-] to be determined at Datum plane [-H-].
11. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only

Thin Dual Flat No-Lead Plastic Package (TDFN)

L10.3x3A

10 LEAD THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE



FOR ODD TERMINAL/SIDE

© Copyright Intersil Americas LLC 2009. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.

SYMBOL	MILLIMETERS			NOTES
	MIN	NOMINAL	MAX	
A	0.70	0.75	0.80	-
A1	-	-	0.05	-
A3	0.20 REF			-
b	0.20	0.25	0.30	5, 8
D	2.95	3.0	3.05	-
D2	2.25	2.30	2.35	7, 8
E	2.95	3.0	3.05	-
E2	1.45	1.50	1.55	7, 8
e	0.50 BSC			-
k	0.25	-	-	-
L	0.25	0.30	0.35	8
N	10			2
Nd	5			3

Rev. 3 3/06

NOTES:

1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
2. N is the number of terminals.
3. Nd refers to the number of terminals on D.
4. All dimensions are in millimeters. Angles are in degrees.
5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.
9. Compliant to JEDEC MO-229-WEED-3 except for D2 dimensions.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com