

1

2

3

4

A

A

FMC
FMC.SchDoc

FMC_PWR
FMC_PWR.SchDoc

SFP
SFP.SchDoc

PWR
PWR.SchDoc

FPGA
FPGA.SchDoc

FPGA_MISC2
FPGA_MISC2.SchDoc

Clock
Clock.SchDoc

LOGO1
TE Logo PRINT Layer
LOGO PRINT

Serial1
Serial
Serialnumber 6,3 x 6.3mm



B


B


C

C

D

D




			Title: TEF0008		
			A4	Number: TEF0008 default	Rev. 02
Date: 2018.02.15		Copyright: 2018 Trenz Electronic GmbH		Page1 of 10	
Filename: TEF0008.SchDoc					

1


2

3




4







ASP-134488-01, MC-HPC-10




ASP-134488-01, MC-HPC-10








Title: TEF0008		
A4	Number: TEF0008 default	Rev. 02
Date: 2018.02.15	Copyright: 2018 Trenz Electronic GmbH	Page2 of 10
Filename: FMC.SchDoc		




ADDR: 0b101 00xx



Title: TEF0008		
A4	Number: default	Rev. 02
Date: 2018.02.15	Copyright: 2018 Trenz Electronic GmbH	Page3 of 10
Filename: FMC_PWR.SchDoc		







Title: TEF0008		
A4	Number: TEF0008 default	Rev. 02
Date: 2018.02.15	Copyright: 2018 Trenz Electronic GmbH	Page4 of 10
Filename: FPGA.SchDoc		




Title: TEF0008		
A4	Number: TEF0008 default	Rev. 02
Date: 2018.02.15	Copyright: 2018 Trenz Electronic GmbH	Page 5 of 10
Filename: FPGA_MISC2.SchDoc		


ADDR: 0b101 0001 / 0b101 0000




Title: TEF0008		
A4	Number: TEF0008 default	Rev. 02
Date: 2018.02.15	Copyright: 2018 Trenz Electronic GmbH	Page6 of 10
Filename: SFP.SchDoc		



Title: TEF0008		
A4	Number: TEF0008 default	Rev. 02
Date: 2018.02.15	Copyright: 2018 Trenz Electronic GmbH	Page 7 of 10
Filename: Clock.SchDoc		



Title: TEF0008		
A4	Number: TEF0008 default	Rev. 02
Date: 2018.02.15	Copyright: 2018 Trenz Electronic GmbH	Page8 of 10
Filename: PWR.SchDoc		



Title: TEF0008		
A4	Number: TEF0008 default	Rev. 02
Date: 2018.02.15	Copyright: 2018 Trenz Electronic GmbH	Page9 of 10
Filename: CLOCKS OVERVIEW.SchDoc		

1

2

3

4

CHANGES REV01 to REV02:

- 1) Removed I2C from FMC EEPROM to MAX10 FPGA

A

A

B


B

C

C

D

D

	Title: TEF0008 - Revision history		
	A4	Number: TEF0008 default	Rev. 02
	Date: 2018.02.15	Copyright: 2018 Trenz Electronic GmbH	Page 10 of 10
	Filename: Revision_Changes.SchDoc		

1

2

3

4