



# BLOCK DIAGRAM



PCA: 121-60200-01  
 PCB: 600-60233-01  
 FAB DRW: 610-60223-01  
 ASSY DRW: 620-60231-01


<b>CYPRESS SEMICONDUCTOR © 2015</b>			
Title		<b>CY4502</b>	
Size	Document Number		Rev
B	<b>630-60230-01</b>		08
Date:	Thursday, March 26, 2015	Sheet	1 of 3

### I2C pullups




All resistances are NO LOAD


### Header to bring out various signals




CON20  
NO LOAD




Enable  
RD on CC  
NO LOAD




### USB Type-C Plugs



### Dual Chip Configuration Both Powered



### SWD Connectors



PCA: 121-60200-01  
PCB: 600-60233-01  
FAB DRW: 610-60223-01  
ASSY DRW: 620-60231-01

**CYPRESS SEMICONDUCTOR © 2015**

Title <b>CY4502</b>		
Size B	Document Number <b>630-60230-01</b>	Rev 08
Date:	Thursday, March 26, 2015	Sheet 2 of 3

<b>Revision</b>	<b>Description of the change</b>
<b>02</b>	Updating for the sanity no changes in the schematic
<b>03</b>	Changing the revision number to match with Layout
<b>04</b>	Changing the revision number to match with Layout
<b>05</b>	Adding a pull-up on the XRES line of each chip
<b>06</b>	Added Jumper J8 Increases R1 and R2 from 150 Ohms to 1K Ohms
<b>07</b>	Replaced U2 with CYPD2103-14LHXIT Updated jumpers, changes jumper numbers Added additional TVS diode for J4 and seperated VDDD rails for both the chips U1 and U2 Changed LED from P2[1] to P1[5]
<b>08</b>	Changed the MPN to CY4502

PCA: 121-60200-01  
 PCB: 600-60233-01  
 FAB DRW: 610-60223-01  
 ASSY DRW: 620-60231-01

<b>CYPRESS SEMICONDUCTOR © 2015</b>		
Title		
<b>CY4502</b>		
Size	Document Number	Rev
A	<b>630-60230-01</b>	08
Date:	Thursday, March 26, 2015	Sheet 3 of 3