

LMH0344 3-Gbps HD - SD SDI Adaptive Cable Equalizer

1 Features

- Compliant With ST 424, ST 292, ST 344, and ST 259⁽¹⁾
- Supports DVB-ASI at 270 Mbps
- Wide Range of Data Rates: 125 Mbps to 2.97 Gbps
- Equalizes up to 120 Meters of Belden 1694A at 2.97 Gbps, up to 140 Meters of Belden 1694A at 1.485 Gbps, or up to 400 Meters of Belden 1694A at 270 Mbps
- Equalizes up to 120m of Belden 1694A at 2.97 Gbps With 0.3 UI Maximum Output Jitter
- Manual Bypass and Output Mute With a Programmable Threshold
- Single-Ended or Differential Input
- 50-Ω Differential Outputs (Internal 50-Ω Pullups)
- Single 3.3-V Supply Operation
- 280-mW Typical Power Consumption
- 16-Pin WQFN or 25-Ball CS-BGA Package
- Industrial Temperature Range: -40°C to +85°C
- HBM ESD Rating: 8 kV
- WQFN Version Footprint Compatible With the LMH0044, LMH0384, and LMH0074
- Replaces the Semtech GS2974A or GS2974B

2 Applications

- ST 424, ST 292, ST 344, and ST 259 Serial Digital Interfaces⁽¹⁾
- Serial Digital Data Equalization and Reception
- Data Recovery Equalization

3 Description

The LMH0344 3-Gbps HD – SD SDI Adaptive Cable Equalizer is designed to equalize data transmitted over cable (or any media with similar dispersive loss characteristics). The equalizer operates over a wide range of data rates from 125 Mbps to 2.97 Gbps and supports ST 424, ST 292, ST 344, and ST 259.

The LMH0344 device implements DC restoration to correctly handle pathological data conditions. The equalizer may be driven in either a single-ended or differential configuration.

Additional features include separate carrier detect and output mute pins which may be tied together to mute the output when no signal is present. A programmable mute reference is provided to mute the output at a selectable level of signal degradation.

For applications using the 4:4:4:4 10 bits video format, the LMH0394 cable equalizer will provide better performance.

The device is available in two space-saving packages: a 4-mm × 4-mm 16-pin WQFN and even more space-efficient 3-mm × 3-mm 25-ball CS-BGA package.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LMH0344	WQFN (16)	4.00 mm × 4.00 mm
	CS-BGA (25)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(1) Due to SMPTE naming convention, all SMPTE Engineering Documents will be numbered as a two-letter prefix and a number. Documents and references with the same root number and year are functionally identical; for example ST 424-2006 and SMPTE 424M-2006 refer to the same document.

Functional Block Diagram




Table of Contents


1 Features 1 2 Applications 1 3 Description 1 4 Revision History 2 5 Pin Configurations and Functions 3 6 Specifications 6 6.1 Absolute Maximum Ratings 6 6.2 ESD Ratings..... 6 6.3 Recommended Operating Conditions..... 6 6.4 Thermal Information 6 6.5 DC Electrical Characteristics 6 6.6 AC Electrical Characteristics..... 7 6.7 Typical Characteristics 8 7 Detailed Description 9 7.1 Overview 9 7.2 Functional Block Diagram 9 7.3 Feature Description..... 9	7.4 Device Functional Modes..... 10 8 Application and Implementation 11 8.1 Application Information..... 11 8.2 Typical Application 11 8.3 Dos and Don'ts..... 13 9 Power Supply Recommendations 13 10 Layout 14 10.1 Layout Guidelines 14 10.2 Layout Example 15 11 Device and Documentation Support 16 11.1 Documentation Support 16 11.2 Community Resources..... 16 11.3 Trademarks 16 11.4 Electrostatic Discharge Caution..... 16 11.5 Glossary 16 12 Mechanical, Packaging, and Orderable Information 16
--	---

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision N (June 2015) to Revision O	Page
<ul style="list-style-type: none"> • Fixed typo in <i>Features</i> bullet to change "Equalizes up 120m of Belden 1694A" to "Equalizes up to 120m of Belden 1694A" 1 	1
Changes from Revision M (January 2014) to Revision N	Page
<ul style="list-style-type: none"> • Added, updated, or renamed the following sections: <i>Device Information Table</i>, <i>Pin Configuration and Functions</i>; <i>Specifications</i>; <i>Applications and Implementation</i>; <i>Detailed Description</i>; <i>Layout</i>; <i>Device and Documentation Support</i>; <i>Mechanical, Packaging, and Ordering Information</i> 1 • Changed "RGBa data patterns" to "4:4:4:4 10-bit video format" in <i>Description</i> section 1 	1
Changes from Revision L (April 2013) to Revision M	Page
<ul style="list-style-type: none"> • Added BYPASS Sentence..... 3 • Added BYPASS Sentence..... 4 	4
Changes from Revision K (April 2013) to Revision L	Page
<ul style="list-style-type: none"> • Changed layout of National Data Sheet to TI format 10 	10


5 Pin Configurations and Functions



The exposed die attach pad is a negative electrical terminal for this device. It should be connected to the negative power supply voltage.

Pin Functions – RUM Package

PIN		I/O	DESCRIPTION
NAME	WQFN		
AEC+	5	I/O, Analog	AEC loop filter external capacitor (1- μ F) positive connection.
AEC-	6	I/O, Analog	AEC loop filter external capacitor (1- μ F) negative connection.
BYPASS	7	I, LVCMOS	Bypasses equalization and DC restoration when high. No equalization occurs in this mode. This pin does not have an internal pulldown. If the bypass function is not used, this pin requires an external pulldown resistor to disable bypass.
\overline{CD}	15	O, LVCMOS	Carrier detect. \overline{CD} is high when no signal is present. \overline{CD} has no function in BYPASS mode.
MUTE	14	I, LVCMOS	Output mute. To disable the mute function and enable the output, MUTE must be tied to GND or a low level signal. To force the outputs to a muted state, tie to V_{CC} . \overline{CD} may be tied to this pin to inhibit the output when no input signal is present. MUTE has no function in BYPASS mode.
MUTE _{REF}	8	I, Analog	Mute reference. Sets the threshold for \overline{CD} and (with \overline{CD} tied to MUTE) determines the maximum cable to be equalized before muting. MUTE _{REF} may be either unconnected or connected to ground for maximum equalization.
NC	—	—	No connect.
SDI	2	I, Analog	Serial data true input.
\overline{SDI}	3	I, Analog	Serial data complement input.
SDO	11	O, Analog	Serial data true output.
\overline{SDO}	10	O, Analog	Serial data complement output.
V_{CC}	13	Power	Positive power supply (+3.3V).
	16		
V_{EE}	DAP	Ground	Negative power supply (ground). Note Figure 7 for layout example.
	1		
	4		
	9		
	12		


Pin Functions – NYA Package

PIN		I/O	DESCRIPTION
NAME	CS-BGA BALL		
AEC+	E2	I/O, Analog	AEC loop filter external capacitor (1- μ F) positive connection.
AEC-	E3	I/O, Analog	AEC loop filter external capacitor (1- μ F) negative connection.
BYPASS	D3	I, LVCMOS	Bypasses equalization and DC restoration when high. No equalization occurs in this mode. This pin does not have an internal pulldown. If the bypass function is not used, this pin requires an external pulldown resistor to disable bypass.
\overline{CD}	A2	O, LVCMOS	Carrier detect. \overline{CD} is high when no signal is present. \overline{CD} has no function in BYPASS mode.
MUTE	B3	I, LVCMOS	Output mute. To disable the mute function and enable the output, MUTE must be tied to GND or a low level signal. To force the outputs to a muted state, tie to V_{CC} . \overline{CD} may be tied to this pin to inhibit the output when no input signal is present. MUTE has no function in BYPASS mode.
MUTE _{REF}	E4	I, Analog	Mute reference. Sets the threshold for \overline{CD} and (with \overline{CD} tied to MUTE) determines the maximum cable to be equalized before muting. MUTE _{REF} may be either unconnected or connected to ground for maximum equalization.
NC	A5	—	No connect.
	B5		
	C2		
	C3		
	C4		
	D4		
SDI	C1	I, Analog	Serial data true input.
\overline{SDI}	D1	I, Analog	Serial data complement input.
SDO	C5	O, Analog	Serial data true output.
\overline{SDO}	D5	O, Analog	Serial data complement output.

Pin Functions – NYA Package (continued)

PIN		I/O	DESCRIPTION
NAME	CS-BGA BALL		
V _{CC}	A1	Power	Positive power supply (+3.3V).
	A3		
	A4		
	B2		
V _{EE}	B1	Ground	Negative power supply (ground).
	B4		
	D2		
	E5		

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
Supply voltage		4	V
Input voltage (all inputs)		-0.3 to $V_{CC}+0.3$	V
Junction temperature		125	°C
Lead temperature (soldering 4 seconds)		260	°C
Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±8000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±2000	
	Machine model (MM)	400	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±8000 V may actually have higher performance.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.

6.3 Recommended Operating Conditions

		MIN	TYP	MAX	UNIT
$(V_{CC} - V_{EE})$	Supply Voltage	3.135	3.3	3.465	V
	Input Coupling Capacitance		1		μF
	AEC Capacitor (Connected between AEC+ and AEC-)		1		μF
T_A	Operating Free Air Temperature	-40	25	85	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LMH0344		UNIT
		RUM (WQFN)	NYA (CS-BGA)	
		16 PINS	25 BALL	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	40	58.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	4.5	—	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 DC Electrical Characteristics

over Supply Voltage and Operating Temperature ranges, unless otherwise specified⁽¹⁾⁽²⁾.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V_{CMIN}	Input Common-Mode Voltage		1.9		V	
V_{SDI}	Input Voltage Swing (SDI, \overline{SDI})	At LMH0344 input ⁽³⁾⁽⁴⁾	720	800	950	mV _{P-P}
V_{CMOUT}	Output Common-Mode Voltage (SDO, \overline{SDO})		$V_{CC} - V_{SDO}/2$		V	
V_{SDO}	Output Voltage Swing	100-Ω load, differential	750		mV _{P-P}	

- (1) Current flow into device pins is defined as positive. Current flow out of device pins is defined as negative. All voltages are stated referenced to $V_{EE} = 0$ Volts.
- (2) Typical values are stated for $V_{CC} = +3.3$ V and $T_A = +25^\circ\text{C}$.
- (3) Specification is ensured by characterization.
- (4) This specification is for 1m cable only.

DC Electrical Characteristics (continued)

over Supply Voltage and Operating Temperature ranges, unless otherwise specified⁽¹⁾⁽²⁾.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MUTE _R EF	MUTE _{REF} DC Voltage (floating)		1.3		V
	MUTE _{REF} Range		0.6		V
	CD Output Voltage	Carrier not present	2.4		V
		Carrier present		0.4	V
	MUTE Input Voltage	Min to mute outputs	2.0		V
		Max to force outputs active		0.8	V
I _{CC}	Supply Current		85	100	mA

6.6 AC Electrical Characteristics

over Supply Voltage and Operating Temperature ranges, unless otherwise specified⁽¹⁾⁽²⁾.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BR _{MIN}	Minimum Input Data Rate (SDI, SDI)	143			Mbps
BR _{Max}	Maximum Input Data Rate (SDI, SDI)			2970	Mbps
T _{JRaw}	Jitter for Various Cable Lengths	270 Mbps, Belden 1694A, 0 to 400 meters ⁽³⁾		0.2	UI
		270 Mbps, Belden 1694A, 0 to 400 meters ⁽⁴⁾		0.07	
		1.485 Gbps, Belden 1694A, 0 to 140 meters ⁽³⁾		0.25	
		1.485 Gbps, Belden 1694A, 0-140 meters ⁽⁴⁾		0.08	
		2.97 Gbps, Belden 1694A, 0 to 120 meters ⁽³⁾		0.3	
		2.97 Gbps, Belden 1694A, 0 to 120 meters ⁽⁴⁾		0.18	
t _r , t _f	Output Rise Time, Fall Time (SDO, SDO)	20% to 80% ⁽⁵⁾	60	130	ps
T _{R_F_Del} ta	Mismatch in Rise/Fall Time (SDO, SDO)	See ⁽⁵⁾	2	15	ps
t _{OS}	Output Overshoot (SDO, SDO)	See ⁽⁵⁾	1%	5%	
R _{OUT}	Output Resistance (SDO, SDO)	single-ended	50		Ω
RL _{IN}	Input Return Loss (SDI, SDI)	5 MHz to 1.5 GHz ⁽⁶⁾	15		dB
		1.5 GHz to 3.0 GHz ⁽⁶⁾	10		dB
R _{IN}	Input Resistance (SDI, SDI)	single-ended	1.3		kΩ
C _{IN}	Input Capacitance (SDI, SDI)	single-ended	1		pF

(1) Typical values are stated for V_{CC} = +3.3 V and T_A = +25°C.

(2) Due to SMPTE naming convention, all SMPTE Engineering Documents will be numbered as a two-letter prefix and a number. Documents and references with the same root number and year are functionally identical; for example ST 424-2006 and SMPTE 424M-2006 refer to the same document.


(3) Based on characterization data over the full range of recommended operating conditions of the device. Jitter is measured in accordance with RP 184, RP 192, and the applicable serial data transmission standard: ST 424, ST 292, or ST 259.

(4) Measured with Pseudo Matrix Pathological test signal.

(5) Specification is ensured by characterization.

(6) Input return loss is dependent onboard design. The LMH0344 exceeds this specification on the SD344 evaluation board with a return loss network consisting of an 8.2-nH inductor in parallel with a 0.5-pF capacitor in parallel with the 75Ω series resistor on the input.

6.7 Typical Characteristics




7 Detailed Description

7.1 Overview

The LMH0344 3-Gbps HD-SD SDI Adaptive Cable Equalizer is designed to equalize data transmitted over cable or any other media with similar dispersive loss characteristics. The equalizer operates over a wide range of data rates from 125 Mbps to 2.97 Gbps and supports ST 424, ST 292, ST 344, and ST 259.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Block Description

The **Equalizer Filter** block is a multistage adaptive filter. If BYPASS is high, the equalizer filter is disabled.

The **DC Restoration / Level Control** block receives the differential signals from the equalizer filter block. This block incorporates a self-biasing DC restoration circuit to fully DC restore the signals. If BYPASS is high, this function is disabled.

The signals before and after the DC Restoration / Level Control block are used to generate the **Automatic Equalization Control (AEC)** signal. This control signal sets the gain and bandwidth of the equalizer filter. The loop response in the AEC block is controlled by an external 1- μ F capacitor placed across the AEC+ and AEC- pins.

The **Carrier Detect / Mute** block generates the carrier detect signal and controls the mute function of the output. This block uses the **CD** and **MUTE** signals along with **Mute Reference (MUTE_{REF})**.

The **Output Driver** produces SDO and $\overline{\text{SDO}}$.

Feature Description (continued)

7.3.2 Mute Reference (MUTE_{REF})

The mute reference sets the threshold for \overline{CD} and (with \overline{CD} tied to MUTE) determines the amount of cable to equalize before automatically muting the outputs. This is set by applying a voltage inversely proportional to the length of cable to equalize. The applied voltage must be greater than the MUTE_{REF} floating voltage (typically 1.3 V) to change the \overline{CD} threshold. As the applied MUTE_{REF} voltage is increased, the amount of cable that can be equalized before carrier detect is deasserted and the outputs are muted is decreased. MUTE_{REF} may be left unconnected or connected to ground for maximum equalization before muting.

7.3.3 Carrier Detect (\overline{CD}) and Mute

Carrier detect \overline{CD} indicates if a valid signal is present at the LMH0344 input. If MUTE_{REF} is used, the carrier detect threshold will be altered accordingly. \overline{CD} provides a high voltage when no signal is present at the LMH0344 input. \overline{CD} is low when a valid input signal is detected.

MUTE can be used to manually mute or enable SDO and \overline{SDO} . Applying a high input to MUTE will mute the LMH0344 outputs by forcing the output to a logic zero. Applying a low input will force the outputs to be active.

\overline{CD} and MUTE may be tied together to automatically mute the output when no input signal is present.

7.3.4 Input Interfacing

The LMH0344 accepts either differential or single-ended input. The input must be AC-coupled. Transformer coupling is not supported.

The LMH0344 correctly handles equalizer pathological signals for standard definition and high definition serial digital video, as described in SMPTE RP 178 and RP 198, respectively.

7.3.5 Output Interfacing

The SDO and \overline{SDO} outputs are internally loaded with 50 Ω . These outputs produce a 750-mV_{P-P} differential output, or a 375-mV_{P-P} single-ended output.

7.4 Device Functional Modes

The LMH0344 features can be programmed using pin mode only.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LMH0344 is a single channel 3 Gbps HD – SD SDI Adaptive Cable Equalizer designed to equalize data transmitted over cable or any media with similar dispersive loss characteristics. The equalizer operates over a wide range of data rates from 125 Mbps to 2.97 Gbps and supports ST 424, ST 292, ST 344, and ST 259. Additional features include separate carrier detect and output mute pins which may be tied together to mute the output when no signal is present. A programmable mute reference is provided to mute the output at a selectable level of signal degradation. The bypass pin allows the adaptive equalizer to be bypassed.

The LMH0344 accepts either a differential or single-ended input. The input must be AC-coupled. The LMH0344 correctly handles equalizer pathological signals for standard definition and high definition serial digital video, as described in RP 178 and RP 198, respectively.

8.2 Typical Application




Figure 3. Typical 2.97-Gbps SDI De-Serializer Application

Typical Application (continued)

8.2.1 Design Requirements

Table 1 lists the design parameters for the LMH0344.

Table 1. LMH0344 Design Parameters

DESIGN PARAMETER	REQUIREMENT
Input AC-coupling capacitors	Required. A common type of AC-coupling capacitor is 1 $\mu\text{F} \pm 10\%$ X7R ceramic capacitor (0402 or 0201 size). Capacitors may be implemented on the PCB or in the connector.
Output AC-coupling capacitors	The user should check input common mode voltage of the device attached to SDO . If AC-coupling Capacitor is required, AC-coupling capacitor is expected to be 4.7 $\mu\text{F} \pm 10\%$.
Input launch amplitude	Refer to <i>DC Electrical Characteristics</i> and <i>AC Electrical Characteristics</i> .



8.2.2 Detailed Design Procedure

To begin the design process, determine the following:

1. Maximum power draw for PCB regulator selection. Use maximum power consumption in the data sheet.
2. Closely compare schematic against typical connection diagram in the data sheet.
3. Plan out the PCB layout and component placement to minimize parasitic losses and reflections.
4. To optimize return loss result, return loss components may need to be adjusted.

8.2.3 Application Curves

Figure 4 and Figure 5 depict the differential output eye diagrams for SDO and $\overline{\text{SDO}}$ at 2.97 Gbps using B1694A cable.



8.3 Dos and Don'ts

Pay special attention to the PCB layout for the high speed signals. The SMPTE organization specifies the requirements for the Serial Digital Interface to transport digital video at SD, HD, and 3 Gbps data rates over coaxial cables. One of the requirements is meeting the required Return Loss. This requirement specifies how closely the port resembles 75- Ω impedance across a specified frequency band. The SMPTE specifications also defines the use of AC-coupling capacitors for transporting uncompressed serial data streams with heavy low frequency content. This specification requires the use of a 1 μ F, AC-coupling capacitors on the input of the LMH0344 to avoid low frequency DC wander.

9 Power Supply Recommendations

Follow these general guidelines when designing the power supply:

1. The power supply should be designed to provide the recommended operating conditions in terms of DC voltage.
2. The maximum current draw for the LMH0344 is provided in the data sheet. This figure can be used to calculate the maximum current the supply must provide.
3. The LMH0344 does not require any special power supply filtering, provided the recommended operating conditions are met. Only standard supply decoupling is required.

10 Layout

10.1 Layout Guidelines

For information on layout and soldering of the WQFN package, please refer to the following application note: *AN-1187 Leadless Leadframe Package (LLP) (SNOA401)*.

The ST 424, 292, and 259 standards have stringent requirements for the input return loss of receivers, which essentially specify how closely the input must resemble a 75- Ω network. Any non-idealities in the network between the BNC and the equalizer will degrade the input return loss. Take care to minimize impedance discontinuities between the BNC and the equalizer to ensure that the characteristic impedance of this trace is 75 Ω .

Please consider the following PCB recommendations:

- Use surface-mount components, and use the smallest components available. In addition, use the smallest size component pads.
- Select trace widths that minimize the impedance mismatch between the BNC and the equalizer.
- Select a board stack up that supports both 75- Ω single-ended traces and 100- Ω loosely-coupled differential traces.
- Place return loss components closest to the equalizer input pins.
- Maintain symmetry on the complementary signals.
- Route 100- Ω traces uniformly (keep trace widths and trace spacing uniform along the trace).
- Avoid sharp bends in the signal path; use 45° or radial bends.
- Place bypass capacitors close to each power pin, and use the shortest path to connect equalizer power and ground pins to the respective power or ground planes.

10.2 Layout Example

Figure 6 and Figure 7 demonstrates the LMH0344EVM PCB layout. Ground and supply relief under the return loss passive components and pads reduces parasitic - improving return loss performance. Note in Figure 7 that the five vias between the four solder paste squares do not have solder paste. This practice improves both thermal performance and soldering during board assembly.




Figure 6. LMH0344EVM Top Etch Layout Example




Figure 7. LMH0344EVM Top Solder Paste Mask

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For additional information, see the following:

Application Note AN- 1187, *Leadless Leadframe Package (LLP) (SNOA401)*.

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
HPA02292SQ/NOPB	ACTIVE	WQFN	RUM	16	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	L0344	Samples
LMH0344GR/NOPB	ACTIVE	csBGA	NYA	25	1000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	344G	Samples
LMH0344GRE/NOPB	ACTIVE	csBGA	NYA	25	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	344G	Samples
LMH0344SQ/NOPB	ACTIVE	WQFN	RUM	16	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	L0344	Samples
LMH0344SQE/NOPB	ACTIVE	WQFN	RUM	16	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	L0344	Samples
LMH0344SQX/NOPB	ACTIVE	WQFN	RUM	16	4500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	L0344	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH0344GR/NOPB	csBGA	NYA	25	1000	178.0	12.4	3.3	3.3	1.6	8.0	12.0	Q1
LMH0344GRE/NOPB	csBGA	NYA	25	250	178.0	12.4	3.3	3.3	1.6	8.0	12.0	Q1
LMH0344SQ/NOPB	WQFN	RUM	16	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LMH0344SQE/NOPB	WQFN	RUM	16	250	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LMH0344SQX/NOPB	WQFN	RUM	16	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH0344GR/NOPB	csBGA	NYA	25	1000	208.0	191.0	35.0
LMH0344GRE/NOPB	csBGA	NYA	25	250	208.0	191.0	35.0
LMH0344SQ/NOPB	WQFN	RUM	16	1000	208.0	191.0	35.0
LMH0344SQE/NOPB	WQFN	RUM	16	250	208.0	191.0	35.0
LMH0344SQX/NOPB	WQFN	RUM	16	4500	367.0	367.0	35.0

NYA0025A



GRA25A (Rev A)



4214998/A 11/2021

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RUM0016A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X



4214998/A 11/2021

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sl原因271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RUM0016A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 20X

EXPOSED PAD 17
78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4214998/A 11/2021

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated