PRODUCT CHANGE NOTIFICATION

Linear Technology Corporation
1630 McCarthy Blvd., Milpitas, CA 95035-7417
(408) 432-1900

March 03, 2017 PCN#030317

Subject: Notification of Change for the LTM4676A µModule Regulator

Dear Sir/Madam:

Please be advised that Linear Technology Corporation has made enhancements to the electrical specifications and manufacturing robustness of the LTM4676A µModule regulator. Minor changes to the substrate layout inside the LTM4676A now reflect best practices for manufacturability. The improvements to the electrical specifications are listed below:

1) **Increased maximum input voltage**
2) **Reduced power up times**
3) **Improved on-chip EEPROM robustness**
4) **Reduced ADC update period**
5) **Reduced TON_MIN**
6) **Updated I^2C PMBus voltage thresholds compatible with bus power supplies as low as 1.8 volts**

Table 1- Summary of Improvements to the LTM4676A µModule Regulator

Parameters	New Version	Old Version
Input Voltage Range, V_{IN} (V_{IN0}, V_{IN1}, SV_{IN})	4.5V to 26.5V; $28V_{ABSMAX}$	4.5V to 17V; $20V_{ABSMAX}$
Turn-On Start-Up Time (t_{START})	35ms	60ms
Minimum On-Time ($T_{ON(MIN)}$)	45ns	90ns
NVM Protected by ECC	Yes	No
ADC Telemetry Update Period ($t_{CONVERT-*}$)	90ms	100ms
V_{IL} Logic Thresholds of the Following Pins: SCL, SDA, RUN_0, RUN_1, $GPIO_0$, $GPIO_1$	0.8V	1.4V
V_{IH} Logic Thresholds of the Following Pins: SCL, SDA, RUN_0, RUN_1, $GPIO_0$, $GPIO_1$	1.35V	2.0V

- T_{INIT}, the time required from application of VIN until the part is ready to start sequencing output rails, is reduced from a typical value of 60ms to 35ms. This change is transparent in all applications that require sequencing of multiple power rails using multiple LTC Power System Management (PSM) parts connected in the recommended manner.

- Error Correcting Code (ECC) is added to the internal non-volatile memory to enhance its reliability. This change is transparent to the user and requires no modifications to programming files or system firmware. As a consequence of adding ECC, the area in the EEPROM available for fault log is reduced to 4 events. The read length of 147 bytes remains the same but the fifth and sixth events are a repeat of the fourth event if the part is reset. However, when reading the fault log from RAM, all 6 events of cyclical data are available.

- The ADC update period, $T_{CONVERT}$, is reduced from 100ms to 90ms, providing more timely telemetry of all monitored parameters.

- TON_MIN is reduced from nominally 90ns to 45ns to support large step down ratios at relatively high switching frequencies.

- I^2C thresholds are reduced to support PMBus communication with other ICs using I/O interface supplies as low as 1.8 volts. The V_{IL} and V_{IH} specifications for the SDA, SCL, RUN0, RUN1, GPIO0 and GPIO1 pins are reduced from 1.4V and 2.0V, respectively, to 0.8V and 1.35V. The LTM4676A is fully compliant with PMBus 1.2. For more details, please refer to PMBus 1.2 revisions on the PMBus website http://pmbus.org/Specifications/OlderSpecifications and the SMBus Specification Version 2.0 at http://smbus.org/specs/smbus20.pdf.

Changes to the product datasheet electrical characteristics table are appended to this notice.

The only change to the PWM characteristics is the reduction in TON_MIN. These die-level changes to the module's control IC were qualified by performing module-level characterization over the full operating junction temperature range and through rigorous engineering evaluation across a broad range of application conditions. The revised control IC has successfully completed 1000 hours burn-in.

The new devices can be identified with the PMBus MFR_SPECIAL_ID command code reporting a value of 0x47XY where 'Y' is a hex value of 0x8-0xF and 'X' is a hex value 0xE. The affected part numbers are listed below.

List of affected part numbers:

LTM4676AEY#PBF
LTM4676AIY#PBF
LTM4676AIY

Linear Technology will accept requests for revised samples within 30 days of the date of this notification. If we don't hear back from your company within this 30 day period, we will assume acceptance of this Change Notice by May 03, 2017. Production shipments of product incorporating the improved die will begin no sooner than May 03, 2017.

Should you have any further questions, please feel free to contact me at 408-432-1900 ext. xxx, or by E-mail JASON.HU@LINEAR.COM. If I do not hear from you by May 03, 2017 we will consider this change approved by your company.

Sincerely,

Jason Hu
Quality Assurance Engineer

26.5

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the specified internal operating temperature range (Note 2). Specified as each individual output channel (Note 4). T_A = 25°C, V_{IN} = 12V, RUN_n = 5V, FREQUENCY_SWITCH = 500kHz and $V_{OUT\,n}$ commanded to 1.000V unless otherwise noted. Configured with factory-default EEPROM settings and per Test Circuit 1, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V_{IN}	Input DC Voltage	Test Circuit 1 Test Circuit 2; VIN_OFF < VIN_ON = 4.25V	● ●	5.75 4.5		~~17~~ 5.75	V V
$V_{OUT\,n}$	Range of Output Voltage Regulation	V_{OUT0} Differentially Sensed on V_{OSNS0}^+/V_{OSNS0}^- Pin-Pair; V_{OUT1} Differentially Sensed on V_{OSNS1}/SGND Pin-Pair; Commanded by Serial Bus or with Resistors Present at Start-Up on $V_{OUT\,nCFG}$ and/or $V_{TRIM\,nCFG}$	● ●	0.5 0.5		5.5 5.5	V V
$V_{OUT\,n(DC)}$	Output Voltage, Total Variation with Line and Load	(Note 5) $V_{OUT\,n}$ Low Range (MFR_PWM_MODE$_n$[1]=1$_b$), FREQUENCY_SWITCH = 250kHz Digital Servo Engaged (MFR_PWM_MODE$_n$[6] = 1$_b$) Digital Servo Disengaged (MFR_PWM_MODE$_n$[6] = 0$_b$)	 ● ●	 0.995 0.985	 1.000 1.000	 1.005 1.015	 V V
Input Specifications							
$I_{INRUSH(VIN)}$	Input Inrush Current at Start-Up	Test Circuit 1, $V_{OUT\,n}$=1V, V_{IN} = 12V; No Load Besides Capacitors; TON_RISE_n = 3ms			400		mA
$I_{Q(SVIN)}$	Input Supply Bias Current	Forced Continuous Mode, MFR_PWM_MODE$_n$[0] = 1$_b$ RUN_n = 5V, RUN_{1-n} = 0V Shutdown, RUN_0 = RUN_1 = 0V			 40 20		 mA mA
$I_{S(VIN\,n,PSM)}$	Input Supply Current in Pulse-Skipping Mode Operation	Pulse-Skipping Mode, MFR_PWM_MODE$_n$[0] = 0$_b$, $I_{OUT\,n}$ = 100mA			20		mA
$I_{S(VIN\,n,FCM)}$	Input Supply Current in Forced-Continuous Mode Operation	Forced Continuous Mode, MFR_PWM_MODE$_n$[0] = 1$_b$ $I_{OUT\,n}$ = 100mA $I_{OUT\,n}$ = 13A			 40 1.37		 mA A
$I_{S(VIN\,n,SHUTDOWN)}$	Input Supply Current in Shutdown	Shutdown, RUN_n = 0V			50		µA
Output Specifications							
$I_{OUT\,n}$	Output Continuous Current Range	(Note 6)		0		13	A
$\frac{\Delta V_{OUT\,n(LINE)}}{V_{OUT\,n}}$	Line Regulation Accuracy	Digital Servo Engaged (MFR_PWM_MODE$_n$[6] = 1$_b$) Digital Servo Disengaged (MFR_PWM_MODE$_n$[6] = 0$_b$) SV_{IN} and $V_{IN\,n}$ Electrically Shorted Together and $INTV_{CC}$ Open Circuit; $I_{OUT\,n}$ = 0A, 5.75V ≤ V_{IN} ≤ 17V, V_{OUT} Low Range (MFR_PWM_MODE$_n$[1] = 1$_b$) FREQUENCY_SWITCH = 250kHz (Referenced to 12V_{IN}) (Note 5)	 ● 	 	 0.03 0.03	 ±0.2	 % %/V
$\frac{\Delta V_{OUT\,n(LOAD)}}{V_{OUT\,n}}$	Load Regulation Accuracy	Digital Servo Engaged (MFR_PWM_MODE$_n$[6] = 1$_b$) Digital Servo Disengaged (MFR_PWM_MODE$_n$[6] = 0$_b$) 0A ≤ $I_{OUT\,n}$ ≤ 13A, V_{OUT} Low Range, (MFR_PWM_MODE$_n$[1] = 1$_b$) FREQUENCY_SWITCH = 250kHz (Note 5)	 ●	 	 0.03 0.2	 0.5	 % %
$V_{OUT\,n(AC)}$	Output Voltage Ripple				10		mV_{P-P}
f_S (Each Channel)	$V_{OUT\,n}$ Ripple Frequency	FREQUENCY_SWITCH Set to 500kHz (0xFBE8)	●	462.5	500	537.5	kHz
$\Delta V_{OUT\,n(START)}$	Turn-On Overshoot	TON_RISE_n = 3ms (Note 12)			8		mV
t_{START}	Turn-On Start-Up Time	Time from V_{IN} Toggling from 0V to 12V to Rising Edge of $\overline{GPIO}_n$. TON_DELAY_n = 0ms, TON_RISE_n = 3ms, MFR_GPIO_PROPAGATE$_n$ = 0x0100, MFR_GPIO_RESPONSE$_n$ = 0x0000	●		~~60~~	~~70~~	ms

26.5V

35

40

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the specified internal operating temperature range (Note 2). Specified as each individual output channel (Note 4). T_A = 25°C, V_{IN} = 12V, RUN_n = 5V, FREQUENCY_SWITCH = 500kHz and $V_{OUT\,n}$ commanded to 1.000V unless otherwise noted. Configured with factory-default EEPROM settings and per Test Circuit 1, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$t_{DELAY(0ms)}$	Turn-On Delay Time	Time from First Rising Edge of RUN_n to Rising Edge of $\overline{GPIO}_n$. TON_DELAY_n = 0ms, TON_RISE_n = 3ms, $MFR\_GPIO\_PROPAGATE_n$ = 0x0100, $MFR\_GPIO\_RESPONSE_n$ = 0x0000. V_{IN} Having Been Established for at Least 70ms	●	2.75	3.1	3.5	ms
$\Delta V_{OUTn(LS)}$	Peak Output Voltage Deviation for Dynamic Load Step	Load: 0A to 6.5A and 6.5A to 0A at 6.5A/µs, Figure 69 Circuit, $V_{OUT\,n}$ = 1V, V_{IN} = 12V (Note 12)			50		mV
t_{SETTLE}	Settling Time for Dynamic Load Step	Load: 0A to 6.5A and 6.5A to 0A at 6.5A/µs, Figure 69 Circuit, $V_{OUT\,n}$ = 1V, V_{IN} = 12V (Note 12)			35		µs
$I_{OUTn(OCL\_PK)}$	Output Current Limit, Peak	Cycle-by-Cycle Inductor Peak Current Limit Inception			22.5		A
$I_{OUTn(OCL\_AVG)}$	Output Current Limit, Time Averaged	Time-Averaged Output Inductor Current Limit Inception Threshold, Commanded by $IOUT\_OC\_FAULT\_LIMIT_n$ (Note 12)			15.6A; See $I_{O\text{-}RB\text{-}ACC}$ Specification (Output Current Readback Accuracy)		
Control Section							
V_{FBCM0}	Channel 0 Feedback Input Common Mode Range	V_{OSNS0}^- Valid Input Range (Referred to SGND) V_{OSNS0}^+ Valid Input Range (Referred to SGND)	● ●	–0.1		0.3 5.7	V V
V_{FBCM1}	Channel 1 Feedback Input Common Mode Range	SGND Valid Input Range (Referred to GND) V_{OSNS1} Valid Input Range (Referred to SGND)	● ●	–0.3		0.3 5.7	V V
$V_{OUT\text{-}RNG0}$	Full-Scale Command Voltage, Range 0	(Notes 7, 15) $V_{OUT\,n}$ Commanded to 5.500V, $MFR\_PWM\_MODE_n[1] = 0_b$ Resolution LSB Step Size		5.422	 12 1.375	5.576	V Bits mV
$V_{OUT\text{-}RNG1}$	Full-Scale Command Voltage, Range 1	(Notes 7, 15) $V_{OUT\,n}$ Commanded to 2.750V, $MFR\_PWM\_MODE_n[1] = 1_b$ Resolution LSB Step Size		2.711	 12 0.6875	2.788	V Bits mV
$R_{VSENSE0^+}$	V_{OSNS0}^+ Impedance to SGND	$0.05V \le V_{VOSNS0^+} - V_{SGND} \le 5.5V$			41		kΩ
$R_{VSENSE1}$	V_{OSNS1} Impedance to SGND	$0.05V \le V_{VOSNS1} - V_{SGND} \le 5.5V$			37		kΩ
$t_{ON(MIN)}$	Minimum On-Time	(Note 8)			90		ns
Analog OV/UV (Overvoltage/Undervoltage) Output Voltage Supervisor Comparators (VOUT_OV/UV_FAULT_LIMIT and VOUT_OV/UV_WARN_LIMIT Monitors)							
N_{OV/UV_COMP}	Resolution, Output Voltage Supervisors	(Note 15)			8		Bits
$V_{OV\text{-}RNG}$	Output OV Comparator Threshold Detection Range	(Note 15) High Range Scale, $MFR\_PWM\_MODE_n[1] = 0_b$ Low Range Scale, $MFR\_PWM\_MODE_n[1] = 1_b$		1 0.5		5.6 2.7	V V
$V_{OU\text{-}STP}$	Output OV and UV Comparator Threshold Programming LSB Step Size	(Note 15) High Range Scale, $MFR\_PWM\_MODE_n[1] = 0_b$ Low Range Scale, $MFR\_PWM\_MODE_n[1] = 1_b$			22 11		mV mV

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the specified internal operating temperature range (Note 2). Specified as each individual output channel (Note 4). T_A = 25°C, V_{IN} = 12V, RUN_n = 5V, FREQUENCY_SWITCH = 500kHz and $V_{OUT\,n}$ commanded to 1.000V unless otherwise noted. Configured with factory-default EEPROM settings and per Test Circuit 1, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$t_{CONVERT-VO-RB}$	Output Voltage Readback Update Rate	MFR_ADC_CONTROL=0x00 (Notes 9, 15) MFR_ADC_CONTROL=0x0D (Notes 9, 15) MFR_ADC_CONTROL=0x05 or 0x09 (Notes 9, 15)			100 27 8		ms ms ms
Input Voltage (SV_{IN}) Readback (READ_VIN)							
$N_{SVIN-RB}$	Input Voltage Readback Resolution and LSB Step Size	(Notes 10, 15)			10 15.625		Bits mV
$SV_{IN-F/S}$	Input Voltage Full-Scale Digitizable Range	(Notes 11, 15)			38.91		V
$SV_{IN-RB-ACC}$	Input Voltage Readback Accuracy	READ_VIN, 4.5V ≤ SV_{IN} ≤ 17V	●		Within ±2% of Reading		
$t_{CONVERT-SVIN-RB}$	Input Voltage Readback Update Rate	MFR_ADC_CONTROL=0x00 (Notes 9, 15) MFR_ADC_CONTROL=0x01 (Notes 9, 15)			100 8		ms ms
Channels 0 and 1 Output Current (READ_IOUT$_n$), Duty Cycle (READ_DUTY_CYCLE$_n$), and Computed Input Current (MFR_READ_IIN$_n$) Readback							
N_{IO-RB}	Output Current Readback Resolution and LSB Step Size	(Notes 10, 12)			10 15.6		Bits mA
$I_{O-F/S}$, $I_{I-F/S}$	Output Current Full-Scale Digitizable Range and Input Current Range of Calculation	(Note 12)			±40		A
$I_{O-RB-ACC}$	Output Current, Readback Accuracy	READ_IOUT$_n$, Channels 0 and 1, 0 ≤ $I_{OUT\,n}$ ≤ 10A, Forced-Continuous Mode, MFR_PWM_MODE$_n$[1:0] = 10_b	●		Within 250mA of Reading		
$I_{O-RB(13A)}$	Full Load Output Current Readback	$I_{OUT\,n}$ = 13A (Note 12). See Histograms in Typical Performance Characteristics			13.1		A
N_{II-RB}	Computed Input Current, Readback Resolution and LSB Step Size	(Notes 10, 12)			10 1.95		Bits mA
$I_{I-RB-ACC}$	Computed Input Current, Readback Accuracy, Neglecting I_{SVIN}	MFR_READ_IIN$_n$, Channels 0 and 1, 0 ≤ $I_{OUT\,n}$ ≤ 10A, Forced-Continuous Mode, MFR_PWM_MODE$_n$[1:0] = 10_b, MFR_IIN_OFFSET$_n$ = 0mA	●		Within 150mA of Reading		
$t_{CONVERT-IO-RB}$	Output Current Readback Update Rate	MFR_ADC_CONTROL=0x00 (Notes 9, 15) MFR_ADC_CONTROL=0x0D (Notes 9, 15) MFR_ADC_CONTROL=0x06 or 0x0A (Notes 9, 15)			100 27 8		ms ms ms
$t_{CONVERT-II-RB}$	Computed Input Current, Readback Update Rate	MFR_ADC_CONTROL=0x00 (Notes 9, 15)			100		ms
$N_{DUTY-RB}$	Resolution, Duty Cycle Readback	(Notes 10, 15)			10		Bits
D_{RB-ACC}	Duty Cycle TUE	READ_DUTY_CYCLE$_n$, 16.3% Duty Cycle (Note 15)				±3	%
$t_{CONVERT-DUTY-RB}$	Duty Cycle Readback Update Rate	MFR_ADC_CONTROL=0x00 (Notes 9, 15)			100		ms
Temperature Readback for Channel 0, Channel 1, and Controller (Respectively: READ_TEMPERATURE_1$_0$, READ_TEMPERATURE_1$_1$, and READ_TEMPERATURE_2)							
T_{RES-RB}	Temperature Readback Resolution	Channel 0, Channel 1, and Controller (Note 15)			0.0625		°C
$T_{RB-CH-ACC(72mV)}$	Channel Temperature TUE, Switching Action Off	Channels 0 and 1, PWM Inactive, RUN_n = 0V, ΔV_{TSNSna} = 72mV	●		Within ±3°C of Reading		

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the specified internal operating temperature range (Note 2). Specified as each individual output channel (Note 4). T_A = 25°C, V_{IN} = 12V, RUN_n = 5V, FREQUENCY_SWITCH = 500kHz and $V_{OUT\,n}$ commanded to 1.000V unless otherwise noted. Configured with factory-default EEPROM settings and per Test Circuit 1, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$T_{RB-CH-ACC(ON)}$	Channel Temperature TUE, Switching Action On	READ_TEMPERATURE_1$_n$, Channels 0 and 1, PWM Active, RUN_n = 5V (Note 12)			Within ±3°C of Reading		
$T_{RB-CTRL-ACC(ON)}$	Control IC Die Temperature TUE, Switching Action On	READ_TEMPERATURE_2, PWM Active, RUN_0 = RUN_1 = 5V (Note 12)			Within ±1°C of Reading		
$t_{CONVERT-TEMP-RB}$	Temperature Readback Update Rate	MFR_ADC_CONTROL=0x00 (Notes 9, 15) MFR_ADC_CONTROL=0x06 or 0x0A (Notes 9, 15)			~~100~~ 90 8		ms ms
$INTV_{CC}$ Regulator							
V_{INTVCC}	Internal V_{CC} Voltage No Load	6V ≤ V_{IN} ≤ ~~17V~~ 26.5V		4.8	5	5.2	V
$\frac{\Delta V_{INTVCC(LOAD)}}{V_{INTVCC}}$	$INTV_{CC}$ Load Regulation	0mA ≤ I_{INTVCC} ≤ 50mA			0.5	±2	%
V_{DD33} Regulator							
V_{VDD33}	Internal V_{DD33} Voltage			3.2	3.3	3.4	V
$I_{LIM(VDD33)}$	V_{DD33} Current Limit	V_{DD33} Electrically Short-Circuited to GND			70		mA
V_{VDD33_OV}	V_{DD33} Overvoltage Threshold	(Note 15)			3.5		V
V_{VDD33_UV}	V_{DD33} Undervoltage Threshold	(Note 15)			3.1		V
V_{DD25} Regulator							
V_{VDD25}	Internal V_{DD25} Voltage				2.5		V
$I_{LIM(VDD25)}$	V_{DD25} Current Limit	V_{DD25} Electrically Short-Circuited to GND			50		mA
Oscillator and Phase-Locked Loop (PLL)							
f_{OSC}	Oscillator Frequency Accuracy	FREQUENCY_SWITCH = 500kHz (0xFBE8) 250kHz ≤ FREQUENCY_SWITCH ≤ 1MHz (Note 15)	● ●			±7.5 ±7.5	% %
f_{SYNC}	PLL SYNC Capture Range	FREQUENCY_SWITCH Set to Frequency Slave Mode (0x0000); MFR_CONFIG_ALL[4]=1_b; SYNC Driven by External Clock; 3.3V_{OUT}	●	225		1100	kHz
$V_{TH,SYNC}$	SYNC Input Threshold	V_{SYNC} Rising (Note 15) V_{SYNC} Falling (Note 15)			1.5 1		V V
$V_{OL,SYNC}$	SYNC Low Output Voltage	I_{SYNC} = 3mA	●		0.3	0.4	V
I_{SYNC}	SYNC Leakage Current in Frequency Slave Mode	0V ≤ V_{SYNC} ≤ 3.6V MFR_CONFIG_ALL[4]=1_b	●			±5	µA
θ_{SYNC}-θ0	SYNC-to-Channel 0 Phase Relationship, Lag from Falling Edge of Sync to Rising Edge of Top MOSFET (MT0) Gate	(Note 15) MFR_PWM_CONFIG[2:0] = 000_b, $01X_b$ MFR_PWM_CONFIG[2:0] = 101_b MFR_PWM_CONFIG[2:0] = 001_b MFR_PWM_CONFIG[2:0] = $1X0_b$			0 60 90 120		Deg Deg Deg Deg
θ_{SYNC}-θ1	SYNC-to-Channel 1 Phase Relationship, Lag from Falling Edge of Sync to Rising Edge of Top MOSFET (MT1) Gate	(Note 15) MFR_PWM_CONFIG[2:0] = 011_b MFR_PWM_CONFIG[2:0] = 000_b MFR_PWM_CONFIG[2:0] = 010_b, $10X_b$ MFR_PWM_CONFIG[2:0] = 001_b MFR_PWM_CONFIG[2:0] = 110_b			120 180 240 270 300		Deg Deg Deg Deg Deg

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the specified internal operating temperature range (Note 2). Specified as each individual output channel (Note 4). T_A = 25°C, V_{IN} = 12V, RUN_n = 5V, FREQUENCY_SWITCH = 500kHz and $V_{OUT\,n}$ commanded to 1.000V unless otherwise noted. Configured with factory-default EEPROM settings and per Test Circuit 1, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
EEPROM Characteristics							
Endurance	(Note 13)	0°C ≤ T_J ≤ 85°C During EEPROM Write Operations (Note 3)	●	10,000			Cycles
Retention	(Note 13)	T_J < $T_{J(MAX)}$, with Most Recent EEPROM Write Operation Having Occurred at 0°C ≤ T_J ≤ 85°C (Note 3)	●	10			Years
Mass_Write	Mass Write Operation Time	Execution of STORE_USER_ALL Command, 0°C ≤ T_J ≤ 85°C (ATE-Tested at T_J = 25°C) (Notes 3, 13)			440	4100	ms
Digital I/Os							
V_{IH}	Input High Threshold Voltage	SCL, SDA, RUN_n, $\overline{GPIO_n}$ (Note 15) SHARE_CLK, WP (Note 15)		~~2.0~~ 1.35 1.8			V V
V_{IL}	Input Low Threshold Voltage	SCL, SDA, RUN_n, $\overline{GPIO_n}$ (Note 15) SHARE_CLK, WP (Note 15)				~~1.4~~ 0.8 0.6	V V
V_{HYST}	Input Hysteresis	SCL, SDA (Note 15)			80		mV
V_{OL}	Output Low Voltage	SCL, SDA, $\overline{ALERT}$, RUN_n, $\overline{GPIO_n}$, SHARE_CLK: I_{SINK} = 3mA	●		0.3	0.4	V
I_{OL}	Input Leakage Current	SDA, SCL, $\overline{ALERT}$, RUN_n: 0V ≤ V_{PIN} ≤ 5.5V $\overline{GPIO_n}$ and SHARE_CLK: 0V ≤ V_{PIN} ≤ 3.6V	● ●			±5 ±2	µA µA
t_{FILTER}	Input Digital Filtering	RUN_n (Note 15) $\overline{GPIO_n}$ (Note 15)			10 3		µs µs
C_{PIN}	Input Capacitance	SCL, SDA, RUN_n, $\overline{GPIO_n}$, SHARE_CLK, WP (Note 15)				10	pF
PMBus Interface Timing Characteristics							
f_{SMB}	Serial Bus Operating Frequency	(Note 15)		10		400	kHz
t_{BUF}	Bus Free Time Between Stop and Start	(Note 15)		1.3			µs
$t_{HD,STA}$	Hold Time After Repeated Start Condition	Time Period After Which First Clock Is Generated (Note 15)		0.6			µs
$t_{SU,STA}$	Repeated Start Condition Setup Time	(Note 15)		0.6			µs
$t_{SU,STO}$	Stop Condition Setup Time	(Note 15)		0.6			µs
$t_{HD,DAT}$	Data Hold Time	Receiving Data (Note 15) Transmitting Data (Note 15)		0 0.3		 0.9	µs µs
$t_{SU,DAT}$	Data Setup Time	Receiving Data (Note 15)		0.1			µs
$t_{TIMEOUT\_SMB}$	Stuck PMBus Timer Timeout	Measured from the Last PMBus Start Event: Block Reads, MFR_CONFIG_ALL[3]=0_b (Note 15) Non-Block Reads, MFR_CONFIG_ALL[3]=0_b (Note 15) MFR_CONFIG_ALL[3]=1_b (Note 15)			 150 32 250		 ms ms ms
t_{LOW}	Serial Clock Low Period	(Note 15)		1.3		10000	µs
t_{HIGH}	Serial Clock High Period	(Note 15)		0.6			µs

End.