



IGLOO[®]2 FPGAs

The Industry's Lowest-Power FPGAs



IGLOO[®]2 FPGAs Offer More Resources in Low-Density Devices With the Lowest Power, Proven Security and Exceptional Reliability

IGLOO2 FPGAs are ideal for general-purpose functions such as Gigabit Ethernet or dual-PCI Express control planes, bridging functions, (I/O) expansion and conversion, video/image processing, system management and secure connectivity. FPGAs are used in communications, industrial, medical, defense and aviation markets.

IGLOO2 Features

More Resources in Low-Density Devices

- PCIe[®] Gen 2 support in 10K LE
- High-performance memory subsystem
- Highest I/O density




With Clear Advantages

- Lowest power
- Reduces total power by up to 50%
- 70 mW per 5G SERDES (PCIe Gen 2)
- Proven security
- Protection from overbuilding and cloning
- Secure boot for FPGA and processors
- Exceptional reliability
- SEU immune zero FIT Flash FPGA configuration
- Reliable safety-critical and mission-critical systems

IGLOO2 FPGA Architecture

IGLOO2 FPGAs offer 5K–150K LEs with a high-performance memory subsystem, up to 512 KB embedded Flash, 2 × 32 KB embedded SRAM, two Direct Memory Access (DMA) engines and two Double Data Rate (DDR) memory controllers. Architecture highlights include:

- Up to 16x transceiver lanes
 - PCIe Gen 2, XAUI/XGXS+, generic ePCS mode at 3.2G
- Up to 150K LEs, 5 Mbits SRAM, 4 Mbits eNVM
- Hard 667 Mbps DDR2/3 controllers
- Integrated DSP processing blocks
- Power as low as 7 mW standby, typical
- DPA-hardened, AES256, SHA256, on-demand NVM data integrity check
- SEU-protected/tolerant memories: eSRAMs, DDR bridges



PCI Express



DDR3 Controller




Secure Flash



AES	Advanced Encryption Standard	DDR	Double Data Rate	SHA	Secure Hashing Algorithm
AHB	Advanced High-Performance Bus	ECC	Elliptical Curve Cryptography	XAUI	10 Gbps Attachment Unit Interface
APB	Advanced Peripheral Bus	FIC	Fabric Interface Controller	XGMII	10 Gigabit Media Independent Interface
AXI	Advanced eXtensible Interface	HPMS	High Performance Memory Subsystem	XGXS	XGMII Extended Sublayer


PCIe 1G Control Plane

- PCIe Gen 2 in 10K LE devices With I/O expansion




Multi-Axis Motor Control

- Deterministic and secure multi-axis/high-RPM solutions
- Motor control IP and development kit




Audio Processing, Storage, and Retrieval

- I²S-to-SPI bridge allows multiple audio recordings and playbacks




Bridging and Co-Processing

- SERDES to bridge CPRI, ADC/DAC




Secure Connectivity

- Best-in-class security data communications and anti-tamper
- Ultra-low static power for portability




Board Initialization

- PMBus, instant-on




High-Performance Memory Subsystem

- 64 KB embedded SRAM (eSRAM)
- Up to 512 KB embedded nonvolatile memory (eNVM)
- One SPI/COMM_BLK
- DDR bridge (2 port) with 64-bit AXI interface
- Non-blocking, multi-layer AHB bus matrix allowing multi-master scheme supporting 4 masters and 8 slaves
- Two AHB/APB interfaces to FPGA fabric (master/slave capable)
- Two DMA controllers to offload data transactions
- 8-channel peripheral DMA (PDMA) for data transfer between soft peripherals in fabric and embedded eSRAMs, as well as support for memory-to-memory transfers
- eSRAM and external DDR memory for efficient data movement between embedded real-time memories




IGLOO2 FPGA SERDES

- Up to 16 lanes at up to 5 Gbps
- Dual-based reference clocks with single-lane rate granularity
- Tx and Rx PLLs programmable for each lane
- Reference clock is shared by groups of two lanes
- Transmitter features
- Programmable pre/post-emphasis
- Programmable impedance
- Programmable amplitude
- Receiver features
- Programmable termination
- Programmable linear equalization
- Built-in system debug features
- PRBS gen/chk
- Constant patterns
- Loopbacks




IGLOO2 FPGA Math Block

- High-performance and power-optimized multiplication operations
- Supports 18 x 18-signed multiplication (natively)
- Supports 17x17 unsigned multiplication
- Supports dot product: the multiplier computes $(A[8:0] \times B[17:9] + A[17:9] \times B[8:0]) \times 29$ independent third input C with data width 44-bits completely registered
- Supports both registered and unregistered inputs and outputs
- Internal cascade signals (44-bit CDIN and CDOU) enable cascading of the Math Blocks to support larger accumulator, adder, and subtractor without extra logic
- Supports loopback capability
- Adder support: $(A \times B) + C$ or $(A \times B) + D$ or $(A \times B) + C + D$
- Clock-gated input and output registers for power optimizations



IGLOO2 FPGA Logic Element

- A fully permutable 4-input LUT
- A dedicated carry chain based on the carry look-ahead technique
- A separate flip-flop that can be used independently from the LUT
- Clock-gated input and output registers for power optimizations



Libero® SoC Design Software

Libero SoC Design Suite offers high productivity with its comprehensive, easy-to-learn, easy-to-adopt development tools that are used for designing with Microchip's power-efficient Flash-based IGLOO2 devices. The suite integrates industry-standard Synopsys Synplify Pro synthesis and Mentor Graphics ModelSim simulation with best-in-class constraints management, debug capabilities, timing analysis, power analysis, secure production programming and push button design flow.

This comprehensive suite features an intuitive design flow with GUI wizards to guide the design process. Its easy-to-adopt single-click synthesis to programming flow integrates industry-standard third-party tools, a rich IP library of DirectCores and CompanionCores and supports complete reference designs and development kits.


<https://www.microsemi.com/product-directory/design-resources/1750-libero-soc>

IGLOO2 Evaluation Kit

- Gives designers access to IGLOO2 FPGAs that offer leadership in I/O density, security, reliability and low power for mainstream applications
- Supports industry-standard interfaces including Gigabit Ethernet, USB 2.0 OTG, SPI, I²C and UART
- Can be powered by a 12V power supply or the PCIe connector and includes a FlashPro4 programmer

Board features

- IGLOO2 FPGA in the FGG484 package (M2GL010T-1FGG484)
- JTAG/SPI programming interface
- Gigabit Ethernet PHY and RJ45 connector
- USB 2.0 OTG interface connector
- 1 GB LPDDR, 64 MB SPI Flash
- Headers for I²C, UART, SPI, GPIOs
- x1 Gen2 PCIe edge connector
- Tx/Rx/Clk SMP pairs



Ordering Code	Supported Device
M2GL-EVAL-KIT	M2GL010T-1FGG484

www.microsemi.com/existing-parts/parts/143976

Intellectual Property

Microchip enhances your design productivity by providing an extensive suite of proven and optimized IP cores for use with FPGAs. Our extensive suite of IP cores covers all key markets and applications. Our cores are organized as either Microchip-developed DirectCores or third-party-developed CompanionCores. Most DirectCores are available for free within our Libero tool suite and include common communications interfaces, peripherals, and processing elements.

Below are a few key DirectCores and CompanionCores. Click the below link for more details on IP Cores.

www.microsemi.com/product-directory/design-resources/5092-ip-cores

Functionality	DirectCore Examples
Connectivity	16550, 429, JESD204B, 1553BRM and 1553BRT
DSP	CIC, FFT, FIR, CORDIC, RS
Memory Controller	FIFO, DDR, QDR, SDR, MemCtrl, MMC
Processor	Mi-V RISC-V Soft CPUs
Ethernet	MII, RGMII, GMII, SGMII, TSE
Security	DES, 3DES, AES, SHA

Functionality	CompanionCores Examples
Connectivity	CAN, CANFD, PCIE, VME
DSP	FFT, JPEG, RS, DVBMOD
Memory Controller	SDRAMDDR, Flash, SD
Processor	80188, 80186, LEON3, 6809
Security	MD5, ARC4, RNG, ZUC, AES, SHA, 802.1ae (MACSec)

IGLOO2 FPGA Product Family

IGLOO [®] 2 Devices	Features	M2GL005	M2GL010	M2GL025	M2GL050	M2GL060	M2GL090	M2GL150	
Logic/DSP	Maximum logic elements (4LUT + DFF)	6,060	12,084	27,696	56,340	56,520	86,184	146,124	
	Math blocks (18x18)	11	22	34	72	72	84	240	
	PLLs and CCCs	2		6				8	
	SPI/HPDMA/PDMA	1 each							
	Fabric Interface Controllers (FICs)	1			2	1		2	
	Data security	AES256, SHA256, RNG				AES256, SHA256, RNG, ECC, PUF			
Memory	eNVM (KBytes)	128	256				512		
	LSRAM 18K Blocks	10	21	31	69	109		236	
	uSRAM 1K Blocks	11	21	34	72	112		240	
	eSRAM (KBytes)	64							
	Total RAM (Kbits)	703	912	1104	1826		2586	5000	
High speed	DDR Controllers (count x width)	1 x 18			2 x 36	1 x 18		2 x 36	
	SerDes lanes	0	4		8	4		16	
	PCIe endpoints	0	1			2		4	
User I/O	MSIO (3.3V)	115	123	157	139	271	309	292	
	MSIOD (2.5V)	28	40		62	40		106	
	DDRIO (2.5V)	66	70		176	76		176	
	Total user I/Os	209	233	267	377	387	425	574	
Grades	Commercial (C), Industrial (I), Military (M)	C, I		C, I, M					

*Total logic may vary based on utilization of DSP and memories in your design. Please see the IGLOO2 Fabric UG for details.

*Feature availability is package dependent.

I/Os per Package

Package type	Package Options																			
	FCS(G)325		VF(G)256		FCS(G)536		VF(G)400		FCV(G)484		TQ(G)144		FG(G)484		FG(G)676		FG(G)896		FC(G)1152	
Pitch (mm)	0.5		0.8		0.5		0.8				0.5		1.0		1.0		1.0		1.0	
Length x width (mm)	11 x 11		14 x 14		16 x 16		17 x 17		19 x 19		20 x 20		23 x 23		27 x 27		31 x 31		35 x 35	
Device	I/O	Lanes	I/O	Lanes	I/O	Lanes	I/O	Lanes	I/O	Lanes	I/O	Lanes	I/O	Lanes	I/O	Lanes	I/O	Lanes	I/O	Lanes
M2GL005 (S)			161				171				84		209							
M2GL010 (S/T/TS)			138	2			195	4			84		233	4						
M2GL025 (T/TS)	180	2	138	2			207	4					267	4						
M2GL050 (T/TS)	200	2					207	4					267	4			377	8		
M2GL060 (T/TS)	200	2					207	4					267	4	387	4				
M2GL090 (T/TS)	180	4											267	4	425	4				
M2GL150 (T/TS)					293	4			248	4									574	16

M2GL090 FCS325 is 11 x 13.5 package dim

Highlighted devices can migrate vertically in the same package

Support

Microchip is committed to supporting its customers in developing products faster and more efficiently. We maintain a worldwide network of field applications engineers and technical support ready to provide product and system assistance. For more information, please visit www.microchip.com:

- Technical Support: www.microchip.com/support
- Evaluation samples of any Microchip device: www.microchip.com/sample
- Knowledge base and peer help: www.microchip.com/forums
- Sales and Global Distribution: www.microchip.com/sales

Training

If additional training interests you, Microchip offers several resources including in-depth technical training and reference material, self-paced tutorials and significant online resources.

- Overview of Technical Training Resources: www.microchip.com/training
- MASTERS Conferences: www.microchip.com/masters
- Developer Help Website: www.microchip.com/developerhelp
- Technical Training Centers: www.microchip.com/seminars

Sales Office Listing

AMERICAS

Atlanta, GA
Tel: 678-957-9614

Austin, TX
Tel: 512-257-3370

Boston, MA
Tel: 774-760-0087

Chandler, AZ (HQ)
Tel: 480-792-7200

Chicago, IL
Tel: 630-285-0071

Dallas, TX
Tel: 972-818-7423

Detroit, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis, IN
Tel: 317-773-8323
Tel: 317-536-2380

Los Angeles, CA
Tel: 949-462-9523
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980

EUROPE

Austria - Wels
Tel: 43-7242-2244-39

Denmark - Copenhagen
Tel: 45-4450-2828

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766-400

Germany - Heilbronn
Tel: 49-7131-67-3636

Germany - Karlsruhe
Tel: 49-721-62537-0

Germany - Munich
Tel: 49-89-627-144-0

Germany - Rosenheim
Tel: 49-8031-354-560

EUROPE

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399

Norway - Trondheim
Tel: 47-7289-7561

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xiamen
Tel: 86-592-2388138

China - Xian
Tel: 86-29-8833-7252

ASIA/PACIFIC

China - Zhuhai
Tel: 86-756-321-0040

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880-3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

5/15/19



www.microchip.com

Microchip Technology Inc. | 2355 W. Chandler Blvd. | Chandler AZ, 85224-6199

The Microchip name and logo, the Microchip logo, IGL00 and Libero are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. All other trademarks mentioned herein are property of their respective companies.

© 2019, Microchip Technology Incorporated. All Rights Reserved. 11/19

DS00003294A