

Product Change Notification

(Notification - P1608044-DIGI)

(CST-R2-AJ095)

August 19, 2016

To: *Our Valued Digi-Key, Inc. Customer*

Overview: The purpose of this notification is to communicate a product change of select Renesas Electronics America, Inc. (REA) devices. These devices have suggested replacements.

Select SRAM products in SOP, μ TSOP, & BGA packages are undergoing a Speed and Temperature grade unification. Grades "-5SR", "-7SI", "-7SR" are being unified to single grade "-5SI".

There are no changes to reliability and quality levels. The replacement devices have superior electrical specifications, and also have the following changes (see Appendix for detailed changes)...

1. Final Test Site change from Renesas Semiconductor Beijing to Powertech Technology Inc.
2. Standardization of JEDEC trays and embossed tape.

Affected Products: A review of our shipment records to your company indicate the attached list of products is affected by this notification.

Booking Part Number	Suggested Replacement Part Number
R1LP5256ESP-7SI#S0	R1LP5256ESP-5SI#S0
R1LV5256ESP-5SR#B0	R1LV5256ESP-5SI#B0
R1LV5256ESP-7SI#B0	R1LV5256ESP-5SI#B0

Part numbers given in this list are for active part numbers in REA database at the time of this notification.

Key Dates:	Final last time buy (LTB) orders of original part number placed to REA or to a franchised REA distributor.	Jun. 15th, 2017
	Planned date for last time shipment (LTS) of original part number from REA.	Dec 15th, 2017

Response: Please place last time buy (LTB) orders in a timely manner prior to the key dates listed to avoid product availability issues. If you anticipate volumes beyond your regular rate, please contact your REA sales representative with a forecast of your requirements. Shipments between the LTB and LTS dates are Non-Cancelable and Non-Returnable (NCNR).

Please contact your REA sales representative for any questions or comments.

Thank you for your attention.

Sincerely,

Renesas Electronics America, Inc.

Appendix A: Change Details

(1) 28pin-SOP 256Kb(5V) Part name : R1LP5256ESP

Item	Pre Change	Post Change	
Orderable part name	R1LP5256ESP-5SI/-5SR/-7SI/-7SR#B0 (Magazine packing)	R1LP5256ESP-5SI#B0 (Magazine packing)	
	R1LP5256ESP-5SI/-5SR/-7SI/-7SR#S0 (Tape & Reel packing)	R1LP5256ESP-5SI#S0 (Tape & Reel packing)	
Assembly line	Renesas Semiconductor Beijing (China)	←	
JEITA Package Code	P-SOP28-8.4x17.5-1.27	←	
Package marking specification			
Assembly Material	Lead frame material	42Alloy	←
	Lead plating	Sn-Cu	←
	Die bonding	Epoxy paste	←
	Wire bonding	Au	←
	Mold	Epoxy resin (Halogen-included)	←
Final test line	Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)	
Magazine packing	Packing specification	Current specification	New specification
	Magazine	Magazine code : MP024PC	←
	Storage number	30pcs/magazine	←
	Number of magazines (Max.)	40 magazines	←
	Inner box size (LxWxH)	600mm x 172mm x 77mm	595mm x 170mm x 72mm
Tape & Reel packing	Packing specification	Current specification	New specification
	Embossed tape	Emboss type name : MTE2416H-28P2W-C	←
	Storage number	1,000pcs/reel	←
	Inner box size (LxWxH)	347mm x 368mm x 54mm	362mm x 340mm x 60mm
Moisture-proof performance	MSL 2	←	
Shipping label	Current specification	No change in format (Changes in Renesas internal code)	

Appendix A (cont.): Change Details

(2) 28pin-SOP 256Kb(3V) Part name : R1LV5256ESP

Item	Pre Change	Post Change	
Orderable part name	R1LV5256ESP-5SI/-5SR/-7SI/-7SR#B0 (Magazine packing)	R1LV5256ESP-5SI#B0 (Magazine packing)	
	R1LV5256ESP-5SI/-5SR/-7SI/-7SR#S0 (Tape & Reel packing)	R1LV5256ESP-5SI#S0 (Tape & Reel packing)	
Assembly line	Renesas Semiconductor Beijing (China)	←	
JEITA Package Code	P-SOP28-8.4x17.5-1.27	←	
Package marking specification			
Assembly Material	Lead frame material	42Alloy	←
	Lead plating	Sn-Cu	←
	Die bonding	Epoxy paste	←
	Wire bonding	Au	←
	Mold	Epoxy resin (Halogen-Included)	←
Final test line	Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)	
Magazine packing	Packing specification	Current specification	New specification
	Magazine	Magazine code : MP024PC	←
	Storage number	30pcs/magazine	←
	Number of magazines (Max.)	40 magazines	←
	Inner box size (LxWxH)	600mm x 172mm x 77mm	595mm x 170mm x 72mm
Tape & Reel packing	Packing specification	Current specification	New specification
	Embossed tape	Emboss type name : MTE2416H-28P2W-C	←
	Storage number	1,000pcs/reel	←
	Inner box size (LxWxH)	347mm x 368mm x 54mm	362mm x 340mm x 60mm
Moisture-proof performance	MSL 2	←	
Shipping label	Current specification	No change in format (Changes in Renesas internal code)	

Appendix A (cont.): Change Details

(3) 32pin-SOP 1Mb(5V) Part name : R1LP0108ESN

Item		Pre Change	Post Change
Orderable part name		R1LP0108ESN-5SI/-5SR/-7SI/-7SR#B0 (Magazine packing) R1LP0108ESN-5SI/-5SR/-7SI/-7SR#S0 (Tape & Reel packing)	R1LP0108ESN-5SI#B0 (Magazine packing) R1LP0108ESN-5SI#S0 (Tape & Reel packing)
Assembly line		Renesas Semiconductor Beijing (China)	←
JEITA Package Code		P-SOP32-11.4x20.75-1.27	←
Package marking specification			
Assembly Material	Lead frame material	Cu	←
	Lead plating	Sn (pure tin)	←
	Die bonding	Epoxy paste	←
	Wire bonding	Au	←
	Mold	Epoxy resin (Halogen-free)	←
Final test line		Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)
Magazine packing	Packing specification	Current specification	New specification
	Magazine	Magazine code : MP525PC	←
	Storage number	25pcs/magazine	←
	Number of magazines (Max.)	36 magazines	←
Inner box size (LxWxH)		600mm x 172mm x 77mm	595mm x 170mm x 72mm
Tape & Reel packing	Packing specification	Current specification	New specification
	Embossed tape	Emboss type name : MTE3216H-32P2M-A	←
	Storage number	1,000pcs/reel	←
	Inner box size (LxWxH)	347mm x 368mm x 54mm	362mm x 340mm x 60mm
Moisture-proof performance		MSL 3	←
Shipping label		Current specification	No change in format (Changes in Renesas internal code)

Appendix A (cont.): Change Details

(4) 32pin-SOP 1Mb(3V) Part name : R1LV0108ESN

Item		Pre Change	Post Change
Orderable part name		R1LV0108ESN-5SI/-5SR/-7SI/-7SR#B0 (Magazine packing) R1LV0108ESN-5SI/-5SR/-7SI/-7SR#S0 (Tape & Reel packing)	R1LV0108ESN-5SI#B0 (Magazine packing) R1LV0108ESN-5SI#S0 (Tape & Reel packing)
Assembly line		Renesas Semiconductor Beijing (China)	←
JEITA Package Code		P-SOP32-11.4x20.75-1.27	←
Package marking specification			
Assembly Material	Lead frame material	Cu	←
	Lead plating	Sn (pure tin)	←
	Die bonding	Epoxy paste	←
	Wire bonding	Au	←
	Mold	Epoxy resin (Halogen-free)	←
Final test line		Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)
Magazine packing	Packing specification	Current specification	New specification
	Magazine	Magazine code : MP525PC	←
	Storage number	25pcs/magazine	←
	Number of magazines (Max.)	36 magazines	←
	Inner box size (LxWxH)	600mm x 172mm x 77mm	595mm x 170mm x 72mm
Tape & Reel packing	Packing specification	Current specification	New specification
	Embossed tape	Emboss type name : MTE3216H-32P2M-A	←
	Storage number	1,000pcs/reel	←
	Inner box size (LxWxH)	347mm x 368mm x 54mm	362mm x 340mm x 60mm
Moisture-proof performance		MSL 3	←
Shipping label		Current specification	No change in format (Changes in Renesas internal code)

Appendix A (cont.): Change Details

(5) 32pin-SOP 4Mb(5V) Part name : R1LP0408DSP

Item		Pre Change	Post Change
Orderable part name		R1LP0408DSP-5SI/-5SR/-7SI/-7SR#B0 (Magazine packing) R1LP0408DSP-5SI/-5SR/-7SI/-7SR#S0 (Tape & Reel packing)	R1LP0408DSP-5SI#B0 (Magazine packing) R1LP0408DSP-5SI#S0 (Tape & Reel packing)
Assembly line		Renesas Semiconductor Beijing (China)	←
JEITA Package Code		P-SOP32-11.4x20.75-1.27	←
Package marking specification			
Assembly Material	Lead frame material	Cu	←
	Lead plating	Sn (pure tin)	←
	Die bonding	Epoxy paste	←
	Wire bonding	Au	←
	Mold	Epoxy resin (Halogen-free)	←
Final test line		Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)
Magazine packing	Packing specification	Current specification	New specification
	Magazine	Magazine code : MP525PC	←
	Storage number	25pcs/magazine	←
	Number of magazines (Max.)	36 magazines	←
Inner box size (LxWxH)		600mm x 172mm x 77mm	595mm x 170mm x 72mm
Tape & Reel packing	Packing specification	Current specification	New specification
	Embossed tape	Emboss type name : MTE3216H-32P2M-A	←
	Storage number	1,000pcs/reel	←
	Inner box size (LxWxH)	347mm x 368mm x 54mm	362mm x 340mm x 60mm
Moisture-proof performance		MSL 3	←
Shipping label		Current specification	No change in format (Changes in Renesas internal code)

Appendix A (cont.): Change Details

(6) 32pin-SOP 4Mb(3V) Part name : RMLV0408EGSP

Item		Pre Change	Post Change
Orderable part name		RMLV0408EGSP-4S2#CA0 (Magazine packing)	←
		RMLV0408EGSP-4S2#HA0 (Tape & Reel packing)	←
Assembly line		Renesas Semiconductor Beijing (China)	←
JEITA Package Code		P-SOP32-11.4x20.75-1.27	←
Package marking specification			No change
Assembly Material	Lead frame material	Cu	←
	Lead plating	Sn (pure tin)	←
	Die bonding	Epoxy paste	←
	Wire bonding	Au	←
	Mold	Epoxy resin (Halogen-free)	←
Final test line		Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)
Magazine packing	Packing specification	Current specification	New specification
	Magazine	Magazine code : MP525PC	←
	Storage number	25pcs/magazine	←
	Number of magazines (Max.)	36 magazines	←
	Inner box size (LxWxH)	600mm x 172mm x 77mm	595mm x 170mm x 72mm
Tape & Reel packing	Packing specification	Current specification	New specification
	Embossed tape	Emboss type name : MTE3216H-32P2M-A	←
	Storage number	1,000pcs/reel	←
	Inner box size (LxWxH)	347mm x 368mm x 54mm	362mm x 340mm x 60mm
Moisture-proof performance		MSL 3	←
Shipping label		Current specification	No change in format (Changes in Renesas internal code)

Appendix A (cont.): Change Details

(7) 48ball-FBGA 4Mb(3V) Part name : RMLV0416EGBG

Item	Pre Change	Post Change	
Orderable part name	RMLV0416EGBG-4S2#AC0 (Tray packing)	←	
	RMLV0416EGBG-4S2#KC0 (Tape & Reel packing)	←	
Assembly line	J-Devices Kumamoto District (Japan)	←	
JEITA Package Code	P-TFBGA48-7.5x8.5-0.75	←	
Package marking specification		No change	
Assembly Material	Substrate material	Glass epoxy	←
	Solder ball	Sn-Ag-Cu	←
	Die bonding	Epoxy paste	←
	Wire bonding	Au	←
	Mold	Epoxy resin (Halogen-free)	←
Final test line	Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)	
Tray packing	Packing specification	Current specification	New specification
	Tray	JEDEC Tray with Renesas Logo (Tray type name : L196-45)	←
	Storage number	253pcs/tray	←
	Laying direction of Ics on a tray	Direction from the top left position to the down side (when the position of chamfer in tray's corner is bottom left.)	←
	Number of trays (Max.)	9 trays + 1 tray (cover)	10 trays + 1 tray (cover)
	Inner box size (LxWxH)	330mm x 152mm x 75mm	351mm x 175mm x 104mm
Tape & Reel packing	Packing specification	Current specification	New specification
	Embossed tape	Current specification	No change
	Storage number	1,000pcs/reel	←
	Inner box size (LxWxH)	288mm x 273mm x 48mm	289mm x 264mm x 60mm
Moisture-proof performance	MSL 3	←	
Shipping label	Current specification	No change in format (Changes in Renesas internal code)	

Appendix A (cont.): Change Details

(8) 48ball-FBGA 8Mb(3V) Part name : RMLV0816BGBG

Item		Pre Change	Post Change
Orderable part name		RMLV0816BGBG-4S2#ACD (Tray packing)	←
		RMLV0816BGBG-4S2#KCD (Tape & Reel packing)	←
Assembly line		J-Devices Kumamoto District (Japan)	←
JEITA Package Code		P-TFBGA48-7.5x8.5-0.75	←
Package marking specification			No change
Assembly Material	Substrate material	Glass epoxy	←
	Solder ball	Sn-Ag-Cu	←
	Die bonding	Epoxy paste	←
	Wire bonding	Au	←
	Mold	Epoxy resin (Halogen-free)	←
Final test line		Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)
Tray packing	Packing specification	Current specification	New specification
	Tray	JEDEC Tray with Renesas Logo (Tray type name : L196-45)	←
	Storage number	253pcs/tray	←
	Laying direction of Ics on a tray	Direction from the top left position to the down side (when the position of chamfer in tray's corner is bottom left.)	←
	Number of trays (Max.)	9 trays + 1 tray (cover)	10 trays + 1 tray (cover)
	Inner box size (LxWxH)	330mm x 152mm x 75mm	351mm x 175mm x 104mm
Tape & Reel packing	Packing specification	Current specification	New specification
	Embossed tape	Current specification	No change
	Storage number	1,000pcs/reel	←
	Inner box size (LxWxH)	288mm x 273mm x 48mm	289mm x 264mm x 60mm
Moisture-proof performance		MSL 3	←
Shipping label		Current specification	No change in format (Changes in Renesas internal code)

Appendix A (cont.): Change Details

(9) 48ball-FBGA 16Mb(3V) Part name : R1LV1616HBG

Item	Pre Change	Post Change	
Orderable part name	R1LV1616HBG-4SI/-5SI#B0 (Tray packing)	←	
	R1LV1616HBG-4SI/-5SI#S0 (Tape & Reel packing)	←	
Assembly line	J-Devices Kumamoto District (Japan)	←	
JEITA Package Code	P-TFBGA48-8x9.5-0.75	←	
Package marking specification		No change	
Assembly Material	Substrate material	Glass epoxy	←
	Solder ball	Sn-Ag-Cu	←
	Die bonding	Epoxy film	←
	Wire bonding	Au	←
	Mold	Epoxy resin (Halogen-included)	←
Final test line	Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)	
Tray packing	Packing specification	Current specification	New specification
	Tray	JEDEC Tray with Renesas Logo (Tray type name : PTA71C)	←
	Storage number	264pcs/tray	←
	Laying direction of Ics on a tray	Direction from the top left position to the down side (when the position of chamfer in tray's corner is bottom left.)	←
	Number of trays (Max.)	9 trays + 1 tray (cover)	10 trays + 1 tray (cover)
	Inner box size (LxWxH)	330mm x 152mm x 75mm	351mm x 175mm x 104mm
Tape & Reel packing	Packing specification	Current specification	New specification
	Embossed tape	Current specification	No change
	Storage number	1,000pcs/reel	←
	Inner box size (LxWxH)	288mm x 273mm x 48mm	289mm x 264mm x 60mm
Moisture-proof performance	MSL 3	←	
Shipping label	Current specification	No change in format (Changes in Renesas internal code)	

- Regarding R1LV1616HBG, laser marking on the package's surface is processed at final test site.

Appendix A (cont.): Change Details

(10) 48ball-FBGA 16Mb(3V) Part name : RMLV1616AGBG

Item		Pre Change	Post Change
Orderable part name		RMLV1616AGBG-5S2#AC0 (Tray packing)	←
		RMLV1616AGBG-5S2#KCD (Tape & Reel packing)	←
Assembly line		J-Devices Kumamoto District (Japan)	←
JEITA Package Code		P-TFBGA48-7.5x8.5-0.75	←
Package marking specification			No change
Assembly Material	Substrate material	Glass epoxy	←
	Solder ball	Sn-Ag-Cu	←
	Die bonding	Epoxy paste	←
	Wire bonding	Au	←
	Mold	Epoxy resin (Halogen-free)	←
Final test line		Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)
Tray packing	Packing specification	Current specification	New specification
	Tray	JEDEC Tray with Renesas Logo (Tray type name : L196-45)	←
	Storage number	253pcs/tray	←
	Laying direction of Ics on a tray	Direction from the top left position to the down side (when the position of chamfer in tray's corner is bottom left.)	←
	Number of trays (Max.)	9 trays + 1 tray (cover)	10 trays + 1 tray (cover)
	Inner box size (LxWxH)	330mm x 152mm x 75mm	351mm x 175mm x 104mm
Tape & Reel packing	Packing specification	Current specification	New specification
	Embossed tape	Current specification	No change
	Storage number	1,000pcs/reel	←
	Inner box size (LxWxH)	288mm x 273mm x 48mm	289mm x 264mm x 60mm
Moisture-proof performance		MSL 3	←
Shipping label		Current specification	No change in format (Changes in Renesas internal code)

Appendix A (cont.): Change Details

(11) 48ball-FBGA 32Mb(3V) Part name : RMWV3216AGBG

Item		Pre Change	Post Change
Orderable part name		RMWV3216AGBG-5S2#AC0 (Tray packing)	←
		RMWV3216AGBG-5S2#KC0 (Tape & Reel packing)	←
Assembly line		J-Devices Kumamoto District (Japan)	←
JEITA Package Code		P-TFBGA48-7.5x8.5-0.75	←
Package marking specification			No change
Assembly Material	Substrate material	Glass epoxy	←
	Solder ball	Sn-Ag-Cu	←
	Die bonding	Epoxy film	←
	Wire bonding	Au	←
	Mold	Epoxy resin (Halogen-free)	←
Final test line		Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)
Tray packing	Packing specification	Current specification	New specification
	Tray	JEDEC Tray with Renesas Logo (Tray type name : L196-45)	←
	Storage number	253pcs/tray	←
	Laying direction of Ics on a tray	Direction from the top left position to the down side (when the position of chamfer in tray's corner is bottom left.)	←
	Number of trays (Max.)	9 trays + 1 tray (cover)	10 trays + 1 tray (cover)
	Inner box size (LxWxH)	330mm x 152mm x 75mm	351mm x 175mm x 104mm
Tape & Reel packing	Packing specification	Current specification	New specification
	Embossed tape	Current specification	No change
	Storage number	1,000pcs/reel	←
	Inner box size (LxWxH)	288mm x 273mm x 48mm	289mm x 264mm x 60mm
Moisture-proof performance		MSL 3	←
Shipping label		Current specification	No change in format (Changes in Renesas internal code)

Appendix A (cont.): Change Details

(12) 48ball-FBGA 64Mb(3V) Part name : R1WV6416RBG

Item		Pre Change	Post Change
Orderable part name		R1WV6416RBG-5SI#B0 (Tray packing)	←
		R1WV6416RBG-5SI#S0 (Tape & Reel packing)	←
Assembly line		J-Devices Kumamoto District (Japan)	←
JEITA Package Code		P-TFBGA48-8.5x11-0.75	←
Package marking specification			No change
Assembly Material	Substrate material	Glass epoxy	←
	Solder ball	Sn-Ag-Cu	←
	Die bonding	Epoxy film	←
	Wire bonding	Au	←
	Mold	Epoxy resin (Halogen-Included)	←
Final test line		Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)
Tray packing	Packing specification	Current specification	New specification
	Tray	JEDEC Tray with Renesas Logo (Tray type name : L196-121)	←
	Storage number	242pcs/tray	←
	Laying direction of Ics on a tray	Direction from the bottm right position to the up side (when the position of chamfer in tray's corner is bottom left.)	Direction from the top left position to the down side (when the position of chamfer in tray's corner is bottom left.)
	Number of trays (Max.)	8 trays + 1 tray (cover)	10 trays + 1 tray (cover)
	Inner box size (LxWxH)	330mm x 152mm x 75mm	351mm x 175mm x 104mm
Tape & Reel packing	Packing specification	Current specification	New specification
	Embossed tape	Current specification	No change
	Storage number	1,000pcs/reel	←
	Inner box size (LxWxH)	288mm x 273mm x 48mm	289mm x 264mm x 60mm
Moisture-proof performance		MSL 3	←
Shipping label		Current specification	No change in format (Changes in Renesas internal code)

Appendix A (cont.): Change Details

 (13) 52pin- μ T SOP 8Mb(3V) Part name : RMLV0816BGSD

Item		Pre Change	Post Change
Orderable part name		RMLV0816BGSD-4S2#AC0 (Tray packing)	←
		RMLV0816BGSD-4S2#HC0 (Tape & Reel packing)	←
Assembly line		Renesas Semiconductor Beijing (China)	←
JEITA Package Code		P-TSOP(2)52-8.89x10.79-0.40	←
Package marking specification			No change
Assembly Material	Lead frame material	42Alloy	←
	Lead plating	Sn-Cu	←
	Die bonding	Epoxy film	←
	Wire bonding	Au	←
	Mold	Epoxy resin (Halogen-Included)	←
Final test line		Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)
Tray packing	Packing specification	Current specification	New specification
	Tray	JEDEC Tray with Renesas Logo (Tray type name : L196-24)	←
	Storage number	230pcs/tray	←
	Laying direction of Ics on a tray	Direction from the top left position to the down side (when the position of chamfer in tray's corner is bottom left.)	←
	Number of trays (Max.)	8 trays + 1 tray (cover)	10 trays + 1 tray (cover)
Inner box size (LxWxH)		330mm x 152mm x 75mm	351mm x 175mm x 104mm
Tape & Reel packing	Packing specification	Current specification	New specification
	Embossed tape	Current specification	No change
	Storage number	1,000pcs/reel	←
	Inner box size (LxWxH)	288mm x 273mm x 48mm	289mm x 264mm x 60mm
Moisture-proof performance		MSL 2	←
Shipping label		Current specification	No change in format (Changes in Renesas internal code)

Appendix A (cont.): Change Details

(14) 52pin-μTSOP 16Mb(3V) Part name : RMLV1616AGSD

Item		Pre Change	Post Change
Orderable part name		RMLV1616AGSD-5S2#AC0 (Tray packing)	←
		RMLV1616AGSD-5S2#HCD (Tape & Reel packing)	←
Assembly line		Renesas Semiconductor Beijing (China)	←
JEITA Package Code		P-TSOP(2)52-8.89x10.79-0.40	←
Package marking specification			No change
Assembly Material	Lead frame material	42Alloy	←
	Lead plating	Sn-Cu	←
	Die bonding	Epoxy film	←
	Wire bonding	Au	←
	Mold	Epoxy resin (Halogen-included)	←
Final test line		Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)
Tray packing	Packing specification	Current specification	New specification
	Tray	JEDEC Tray with Renesas Logo (Tray type name : L196-24)	←
	Storage number	230pcs/tray	←
	Laying direction of Ics on a tray	Direction from the top left position to the down side (when the position of chamfer in tray's corner is bottom left.)	←
	Number of trays (Max.)	8 trays + 1 tray (cover)	10 trays + 1 tray (cover)
	Inner box size (LxWxH)	330mm x 152mm x 75mm	351mm x 175mm x 104mm
Tape & Reel packing	Packing specification	Current specification	New specification
	Embossed tape	Current specification	No change
	Storage number	1,000pcs/reel	←
	Inner box size (LxWxH)	288mm x 273mm x 48mm	289mm x 264mm x 60mm
Moisture-proof performance		MSL 2	←
Shipping label		Current specification	No change in format (Changes in Renesas internal code)

Appendix A (cont.): Change Details

(15) 52pin- μ TSOP 32Mb(3V) Part name : R1LV3216RSD

Item		Pre Change	Post Change
Orderable part name		R1LV3216RSD-5SI#B0 (Tray packing)	←
		R1LV3216RSD-5SI#S0 (Tape & Reel packing)	←
Assembly line		Renesas Semiconductor Beijing (China)	←
JEITA Package Code		P-TSOP(2)52-8.89x10.79-0.40	←
Package marking specification			No change
Assembly Material	Lead frame material	42Alloy	←
	Lead plating	Sn-Cu	←
	Die bonding	Epoxy film	←
	Wire bonding	Au	←
	Mold	Epoxy resin (Halogen-included)	←
Final test line		Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)
Tray packing	Packing specification	Current specification	New specification
	Tray	JEDEC Tray with Renesas Logo (Tray type name : L196-24)	←
	Storage number	230pcs/tray	←
	Laying direction of Ics on a tray	Direction from the bottom right position to the up side (when the position of chamfer in tray's corner is bottom left.)	Direction from the top left position to the down side (when the position of chamfer in tray's corner is bottom left.)
	Number of trays (Max.)	8 trays + 1 tray (cover)	10 trays + 1 tray (cover)
	Inner box size (LxWxH)	330mm x 152mm x 75mm	351mm x 175mm x 104mm
Tape & Reel packing	Packing specification	Current specification	New specification
	Embossed tape	Current specification	No change
	Storage number	1,000pcs/reel	←
	Inner box size (LxWxH)	288mm x 273mm x 48mm	289mm x 264mm x 60mm
Moisture-proof performance		MSL 2	←
Shipping label		Current specification	No change in format (Changes in Renesas internal code)

Appendix A (cont.): Change Details

(16) 52pin- μ TSOP 64Mb(3V) Part name : R1WV6416RSD

Item		Pre Change	Post Change
Orderable part name		R1WV6416RSD-5SI#B0 (Tray packing)	←
		R1WV6416RSD-5SI#S0 (Tape & Reel packing)	←
Assembly line		Renesas Semiconductor Beijing (China)	←
JEITA Package Code		P-TSOP(2)52-8.89x10.79-0.40	←
Package marking specification			No change
Assembly Material	Lead frame material	42Alloy	←
	Lead plating	Sn-Cu	←
	Die bonding	Epoxy film	←
	Wire bonding	Au	←
	Mold	Epoxy resin (Halogen-Included)	←
Final test line		Renesas Semiconductor Beijing (China)	Powertech Technology Inc. (Taiwan)
Tray packing	Packing specification	Current specification	New specification
	Tray	JEDEC Tray with Renesas Logo (Tray type name : L196-24)	←
	Storage number	230pcs/tray	←
	Laying direction of Ics on a tray	Direction from the bottom right position to the up side (when the position of chamfer in tray's corner is bottom left.)	Direction from the top left position to the down side (when the position of chamfer in tray's corner is bottom left.)
	Number of trays (Max.)	8 trays + 1 tray (cover)	10 trays + 1 tray (cover)
	Inner box size (LxWxH)	330mm x 152mm x 75mm	351mm x 175mm x 104mm
Tape & Reel packing	Packing specification	Current specification	New specification
	Embossed tape	Current specification	No change
	Storage number	1,000pcs/reel	←
	Inner box size (LxWxH)	288mm x 273mm x 48mm	289mm x 264mm x 60mm
Moisture-proof performance		MSL 2	←
Shipping label		Current specification	No change in format (Changes in Renesas internal code)

Appendix B: Temperature Grade Unification

Package Type	Memory Cap., Supply Voltage	bit	Pre Change			Post Change		
			Orderable Part Name	Access time	Operation Temp.	Orderable Part Name	Access time	Operation Temp.
28pin-SOP	256Kb 5V	x8	R1LP5256ESP-5SI#B0 R1LP5256ESP-5SI#S0	55ns	-40℃ ~85℃	R1LP5256ESP-5SI#B0 R1LP5256ESP-5SI#S0	55ns	-40℃ ~85℃
			R1LP5256ESP-5SR#B0 R1LP5256ESP-5SR#S0		-0℃ ~70℃			
			R1LP5256ESP-7SI#B0 R1LP5256ESP-7SI#S0	70ns	-40℃ ~85℃			
			R1LP5256ESP-7SR#B0 R1LP5256ESP-7SR#S0		0℃ ~70℃			
	256Kb 3V	x8	R1LV5256ESP-5SI#B0 R1LV5256ESP-5SI#S0	55ns	-40℃ ~85℃	R1LV5256ESP-5SI#B0 R1LV5256ESP-5SI#S0	55ns	-40℃ ~85℃
			R1LV5256ESP-5SR#B0 R1LV5256ESP-5SR#S0		-0℃ ~70℃			
			R1LV5256ESP-7SI#B0 R1LV5256ESP-7SI#S0	70ns	-40℃ ~85℃			
			R1LV5256ESP-7SR#B0 R1LV5256ESP-7SR#S0		0℃ ~70℃			
32pin-SOP	1Mb 5V	x8	R1LP0108ESN-5SI#B0 R1LP0108ESN-5SI#S0	55ns	-40℃ ~85℃	R1LP0108ESN-5SI#B0 R1LP0108ESN-5SI#S0	55ns	-40℃ ~85℃
			R1LP0108ESN-5SR#B0 R1LP0108ESN-5SR#S0		-0℃ ~70℃			
			R1LP0108ESN-7SI#B0 R1LP0108ESN-7SI#S0	70ns	-40℃ ~85℃			
			R1LP0108ESN-7SR#B0 R1LP0108ESN-7SR#S0		0℃ ~70℃			
	1Mb 3V	x8	R1LV0108ESN-5SI#B0 R1LV0108ESN-5SI#S0	55ns	-40℃ ~85℃	R1LV0108ESN-5SI#B0 R1LV0108ESN-5SI#S0	55ns	-40℃ ~85℃
			R1LV0108ESN-5SR#B0 R1LV0108ESN-5SR#S0		-0℃ ~70℃			
			R1LV0108ESN-7SI#B0 R1LV0108ESN-7SI#S0	70ns	-40℃ ~85℃			
			R1LV0108ESN-7SR#B0 R1LV0108ESN-7SR#S0		0℃ ~70℃			
	4Mb 5V	x8	R1LP0408DSP-5SI#B0 R1LP0408DSP-5SI#S0	55ns	-40℃ ~85℃	R1LP0408DSP-5SI#B0 R1LP0408DSP-5SI#S0	55ns	-40℃ ~85℃
			R1LP0408DSP-5SR#B0 R1LP0408DSP-5SR#S0		-0℃ ~70℃			
			R1LP0408DSP-7SI#B0 R1LP0408DSP-7SI#S0	70ns	-40℃ ~85℃			
			R1LP0408DSP-7SR#B0 R1LP0408DSP-7SR#S0		0℃ ~70℃			

● #B0: Magazine packing, #S0: Tape & Reel packing

Appendix C: Electrical Characteristics

(1)-a. Electrical characteristics (DC) : 256Kb(5V) R1LP5256ESP

Products

Item	Pre Change	Post Change
Orderable part name	R1LP5256ESP-5SI, -5SR, -7SI, -7SR#B0	R1LP5256ESP-5SI#B0
	R1LP5256ESP-5SI, -5SR, -7SI, -7SR#S0	R1LP5256ESP-5SI#S0

DC conditions

Item	Symbol	Pre Change	Symbol	Post Change
Supply voltage	Vcc	4.5V~5.5V	Vcc	←
Operating temperature range	Ta	5SR, 7SR	Ta	-40°C to 85°C
		0°C to 70°C		
		5SI, 7SI		
		-40°C to 85°C		
Input high voltage	VIH	2.2V(min.) / Vcc+0.3V(max.)	VIH	←
Input low voltage	VIL	-0.3V(min.) / 0.8V(max.)	VIL	←

DC characteristics

Item	Symbol	Pre Change	Symbol	Post Change		
Operating Current	Icc1(TTL, Min.Cycle)	35mA(max.) / 25mA(typ.)	Icc1(TTL, Min.Cycle)	←		
	Icc2(MOS, Cycle=1us)	4mA(max.) / 2mA(typ.)	Icc2(MOS, Cycle=1us)	←		
Standby current	ISB(TTL)	3mA(max.)		ISB(TTL)	←	
		ISB1(MOS)	~25°C		2uA(max.) / 0.6uA(typ.)	ISB1(MOS)
	~40°C		3uA(max.)	~40°C	←	
	~70°C		8uA(max.)	~70°C	←	
	~85°C (for 5SI, 7SI)		10uA(max.)	~85°C	←	
Output high voltage	VOH	IOH=-1mA	2.4V(min.)	VOH	IOH=-1mA	←
	VOH2	IOH=-0.1mA	Vcc-0.5V(min.)	VOH2	IOH=-0.1mA	←
Output low voltage	VOL	IOL=2mA	0.4V(max.)	VOL	IOL=2mA	←

Capacitance

Item	Symbol	Pre Change	Symbol	Post Change
Input capacitance	C in	6pF(max.)	C in	←
Input/Output capacitance	C I/O	8pF(max.)	C I/O	←

Data retention characteristics

Item	Symbol	Pre Change	Symbol	Post Change		
Vcc for data retention	VDR	2.0V(min.)	VDR	←		
Data retention current	IccDR(Vcc=3.0V)	~25°C	IccDR(Vcc=3.0V)	~25°C	←	
		~40°C		2uA(max.) / 0.6uA(typ.)	~40°C	←
		~70°C		3uA(max.)	~70°C	←
		~85°C (for 5SI, 7SI)		8uA(max.)	~85°C	←
		10uA(max.)				
Chip deselect time to data retention	tCDR	0ns(min.)	tCDR	←		
Operation recovery time	tR	5ms(min.)	tR	←		

Appendix C (cont.): Electrical Characteristics

(1)-b. Electrical characteristics (AC) : 256Kb(5V) R1LP5256ESP

Products

Item	Pre Change	Post Change
Orderable part name	R1LP5256ESP-5SI, -5SR, -7SI, -7SR#B0	R1LP5256ESP-5SI#B0
	R1LP5256ESP-5SI, -5SR, -7SI, -7SR#S0	R1LP5256ESP-5SI#S0

AC characteristics

Read Cycle

Item	Symbol	Pre Change		Symbol	Post Change
		5SI, 5SR	7SI, 7SR		
Read cycle time	tRC	5SI, 5SR	55ns(min.)	tRC	55ns(min.)
		7SI, 7SR	70ns(min.)		
Address access time	tAA	5SI, 5SR	55ns(max.)	tAA	55ns(max.)
		7SI, 7SR	70ns(max.)		
Chip select access time	tACS	5SI, 5SR	55ns(max.)	tACS	55ns(max.)
		7SI, 7SR	70ns(max.)		
Output enable to output valid	tOE	5SI, 5SR	30ns(max.)	tOE	30ns(max.)
		7SI, 7SR	35ns(max.)		
Output hold from address change	tOH	5SI, 5SR	10ns(min.)	tOH	←
		7SI, 7SR	10ns(min.)		
Chip select to output in low-Z	tCLZ	5SI, 5SR	5ns(min.)	tCLZ	←
		7SI, 7SR	5ns(min.)		
Output enable to output in low-Z	tOLZ	5SI, 5SR	5ns(min.)	tOLZ	←
		7SI, 7SR	5ns(min.)		
Chip deselect to output in high-Z	tCHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tCHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		
Output disable to output in high-Z	tOHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tOHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		

Write Cycle

Item	Symbol	Pre Change		Symbol	Post Change
		5SI, 5SR	7SI, 7SR		
Write cycle time	tWC	5SI, 5SR	55ns(min.)	tWC	55ns(min.)
		7SI, 7SR	70ns(min.)		
Address valid to end of write	tAW	5SI, 5SR	50ns(min.)	tAW	50ns(min.)
		7SI, 7SR	65ns(min.)		
Chip select to end of write	tCW	5SI, 5SR	50ns(min.)	tCW	50ns(min.)
		7SI, 7SR	65ns(min.)		
Write pulse width	tWP	5SI, 5SR	40ns(min.)	tWP	40ns(min.)
		7SI, 7SR	50ns(min.)		
Address setup time	tAS	5SI, 5SR	0ns(min.)	tAS	←
		7SI, 7SR	0ns(min.)		
Write recovery time	tWR	5SI, 5SR	0ns(min.)	tWR	←
		7SI, 7SR	0ns(min.)		
Data to write time overlap	tDW	5SI, 5SR	25ns(min.)	tDW	25ns(min.)
		7SI, 7SR	30ns(min.)		
Data hold from write time	tDH	5SI, 5SR	0ns(min.)	tDH	←
		7SI, 7SR	0ns(min.)		
Output enable from end of write	tOW	5SI, 5SR	5ns(min.)	tOW	←
		7SI, 7SR	5ns(min.)		
Output disable to output in high-Z	tOHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tOHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		
Write to output in high-Z	tWHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tWHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		

Appendix C (cont.): Electrical Characteristics

(2)-a. Electrical characteristics (DC) : 256Kb(3V) R1LV5256ESP

Products

Item	Pre Change	Post Change
Orderable part name	R1LV5256ESP-5SI, -5SR, -7SI, -7SR#B0 R1LV5256ESP-5SI, -5SR, -7SI, -7SR#S0	R1LV5256ESP-5SI#B0 R1LV5256ESP-5SI#S0

DC conditions

Item	Symbol	Pre Change	Symbol	Post Change
Supply voltage	Vcc	2.7V~3.6V	Vcc	←
Operating temperature range	Ta	5SR, 7SR	Ta	-40°C to 85°C
		0°C to 70°C		
		5SI, 7SI		-40°C to 85°C
Input high voltage	VIH	2.0V(min.) / Vcc+0.3V(max.)	VIH	←
Input low voltage	VIL	-0.3V(min.) / 0.6V(max.)	VIL	←

DC characteristics

Item	Symbol	Pre Change	Symbol	Post Change	
Operating Current	Icc1(TTL, Min.Cycle)	25mA(max.) / 14mA(typ.)	Icc1(TTL, Min.Cycle)	←	
	Icc2(MOS, Cycle=1us)	5mA(max.) / 2mA(typ.)	Icc2(MOS, Cycle=1us)	←	
Standby current	ISB(TTL)	0.33mA(max.)	ISB(TTL)	←	
	ISB1(MOS)	~25°C	ISB1(MOS)	~25°C	
		2uA(max.) / 0.6uA(typ.)		←	
		~40°C		3uA(max.)	←
		~70°C		8uA(max.)	←
~85°C (for 5SI, 7SI)	10uA(max.)	~85°C	←		
Output high voltage	VOH	IOH=-0.5mA	VOH	IOH=-0.5mA	
	VOH2	IOH=-0.05mA	VOH2	IOH=-0.05mA	
Output low voltage	VOL	IOL=1mA	VOL	IOL=1mA	

Capacitance

Item	Symbol	Pre Change	Symbol	Post Change
Input capacitance	C in	6pF(max.)	C in	←
Input/Output capacitance	C I/O	8pF(max.)	C I/O	←

Data retention characteristics

Item	Symbol	Pre Change	Symbol	Post Change	
Vcc for data retention	VDR	2.0V(min.)	VDR	←	
Data retention current	IccDR(Vcc=3.0V)	~25°C	IccDR(Vcc=3.0V)	~25°C	
		2uA(max.) / 0.6uA(typ.)		←	
		~40°C		3uA(max.)	←
		~70°C		8uA(max.)	←
		~85°C (for 5SI, 7SI)		~85°C	
Chip deselect time to data retention	tCDR	0ns(min.)	tCDR	←	
Operation recovery time	tR	5ms(min.)	tR	←	

Appendix C (cont.): Electrical Characteristics
 (2)-b. Electrical characteristics (AC) : 256Kb(3V) R1LV5256ESP

Products

Item	Pre Change	Post Change
Orderable part name	R1LV5256ESP-5SI, -5SR, -7SI, -7SR#B0	R1LV5256ESP-5SI#B0
	R1LV5256ESP-5SI, -5SR, -7SI, -7SR#S0	R1LV5256ESP-5SI#S0

AC characteristics

Read Cycle

Item	Symbol	Pre Change		Symbol	Post Change
Read cycle time	tRC	5SI, 5SR	55ns(min.)	tRC	55ns(min.)
		7SI, 7SR	70ns(min.)		
Address access time	tAA	5SI, 5SR	55ns(max.)	tAA	55ns(max.)
		7SI, 7SR	70ns(max.)		
Chip select access time	tACS	5SI, 5SR	55ns(max.)	tACS	55ns(max.)
		7SI, 7SR	70ns(max.)		
Output enable to output valid	tOE	5SI, 5SR	30ns(max.)	tOE	30ns(max.)
		7SI, 7SR	35ns(max.)		
Output hold from address change	tOH	5SI, 5SR	10ns(min.)	tOH	←
		7SI, 7SR	10ns(min.)		
Chip select to output in low-Z	tCLZ	5SI, 5SR	5ns(min.)	tCLZ	←
		7SI, 7SR	5ns(min.)		
Output enable to output in low-Z	tOLZ	5SI, 5SR	5ns(min.)	tOLZ	←
		7SI, 7SR	5ns(min.)		
Chip deselect to output in high-Z	tCHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tCHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		
Output disable to output in high-Z	tOHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tOHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		

Write Cycle

Item	Symbol	Pre Change		Symbol	Post Change
Write cycle time	tWC	5SI, 5SR	55ns(min.)	tWC	55ns(min.)
		7SI, 7SR	70ns(min.)		
Address valid to end of write	tAW	5SI, 5SR	50ns(min.)	tAW	50ns(min.)
		7SI, 7SR	65ns(min.)		
Chip select to end of write	tCW	5SI, 5SR	50ns(min.)	tCW	50ns(min.)
		7SI, 7SR	65ns(min.)		
Write pulse width	tWP	5SI, 5SR	40ns(min.)	tWP	40ns(min.)
		7SI, 7SR	50ns(min.)		
Address setup time	tAS	5SI, 5SR	0ns(min.)	tAS	←
		7SI, 7SR	0ns(min.)		
Write recovery time	tWR	5SI, 5SR	0ns(min.)	tWR	←
		7SI, 7SR	0ns(min.)		
Data to write time overlap	tDW	5SI, 5SR	25ns(min.)	tDW	25ns(min.)
		7SI, 7SR	30ns(min.)		
Data hold from write time	tDH	5SI, 5SR	0ns(min.)	tDH	←
		7SI, 7SR	0ns(min.)		
Output enable from end of write	tOW	5SI, 5SR	5ns(min.)	tOW	←
		7SI, 7SR	5ns(min.)		
Output disable to output in high-Z	tOHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tOHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		
Write to output in high-Z	tWHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tWHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		

Appendix C (cont.): Electrical Characteristics

(3)-a. Electrical characteristics (DC) : 1Mb(5V) R1LP0108ESN

Products

Item	Pre Change	Post Change
Orderable part name	R1LP0108ESN-5SI, -5SR, -7SI, -7SR#B0 R1LP0108ESN-5SI, -5SR, -7SI, -7SR#S0	R1LP0108ESN-5SI#B0 R1LP0108ESN-5SI#S0

DC conditions

Item	Symbol	Pre Change	Symbol	Post Change
Supply voltage	Vcc	4.5V~5.5V	Vcc	←
Operating temperature range	Ta	5SR, 7SR	Ta	-40°C to 85°C
		0°C to 70°C		
		5SI, 7SI		
		-40°C to 85°C		
Input high voltage	VIH	2.2V(min.) / Vcc+0.3V(max.)	VIH	←
Input low voltage	VIL	-0.3V(min.) / 0.8V(max.)	VIL	←

DC characteristics

Item	Symbol	Pre Change	Symbol	Post Change		
Operating Current	Icc1(TTL, Min.Cycle)	35mA(max.) / 25mA(typ.)	Icc1(TTL, Min.Cycle)	←		
	Icc2(MOS, Cycle=1us)	5mA(max.) / 2mA(typ.)	Icc2(MOS, Cycle=1us)	←		
Standby current	ISB(TTL)	3mA(max.)		ISB(TTL)	←	
		ISB1(MOS)	~25°C		2uA(max.) / 0.6uA(typ.)	ISB1(MOS)
	~40°C		3uA(max.)	~40°C	←	
	~70°C		8uA(max.)	~70°C	←	
	~85°C (for 5SI, 7SI)		10uA(max.)	~85°C	←	
Output high voltage	VOH	IOH=-1mA	2.4V(min.)	VOH	IOH=-1mA	←
	VOH2	IOH=-0.1mA	Vcc-0.5V(min.)	VOH2	IOH=-0.1mA	←
Output low voltage	VOL	IOL=2mA	0.4V(max.)	VOL	IOL=2mA	←

Capacitance

Item	Symbol	Pre Change	Symbol	Post Change
Input capacitance	C in	8pF(max.)	C in	←
Input/Output capacitance	C I/O	10pF(max.)	C I/O	←

Data retention characteristics

Item	Symbol	Pre Change	Symbol	Post Change		
Vcc for data retention	VDR	2.0V(min.)	VDR	←		
Data retention current	IccDR(Vcc=3.0V)	~25°C	IccDR(Vcc=3.0V)	~25°C	←	
		~40°C		2uA(max.) / 0.6uA(typ.)	~40°C	←
		~70°C		3uA(max.)	~70°C	←
		~85°C (for 5SI, 7SI)		8uA(max.)	~85°C	←
		10uA(max.)				
Chip deselect time to data retention	tCDR	0ns(min.)	tCDR	←		
Operation recovery time	tR	5ms(min.)	tR	←		

Appendix C (cont.): Electrical Characteristics

(3)-b. Electrical characteristics (AC) : 1Mb(5V) R1LP0108ESN

Products

Item	Pre Change	Post Change
Orderable part name	R1LP0108ESN-5SI, -5SR, -7SI, -7SR#B0	R1LP0108ESN-5SI#B0
	R1LP0108ESN-5SI, -5SR, -7SI, -7SR#S0	R1LP0108ESN-5SI#S0

AC characteristics

Read Cycle

Item	Symbol	Pre Change		Symbol	Post Change
Read cycle time	tRC	5SI, 5SR	55ns(min.)	tRC	55ns(min.)
		7SI, 7SR	70ns(min.)		
Address access time	tAA	5SI, 5SR	55ns(max.)	tAA	55ns(max.)
		7SI, 7SR	70ns(max.)		
Chip select access time	tACS1 / tACS2	5SI, 5SR	55ns(max.)	tACS1 / tACS2	55ns(max.)
		7SI, 7SR	70ns(max.)		
Output enable to output valid	tOE	5SI, 5SR	30ns(max.)	tOE	30ns(max.)
		7SI, 7SR	35ns(max.)		
Output hold from address change	tOH	5SI, 5SR	5ns(min.)	tOH	5ns(min.)
		7SI, 7SR	10ns(min.)		
Chip select to output in low-Z	tCLZ1 / tCLZ2	5SI, 5SR	5ns(min.)	tCLZ1 / tCLZ2	5ns(min.)
		7SI, 7SR	10ns(min.)		
Output enable to output in low-Z	tOLZ	5SI, 5SR	5ns(min.)	tOLZ	←
		7SI, 7SR	5ns(min.)		
Chip deselect to output in high-Z	tCHZ1 / tCHZ2	5SI, 5SR	0ns(min.) / 20ns(max.)	tCHZ1 / tCHZ2	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		
Output disable to output in high-Z	tOHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tOHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		

Write Cycle

Item	Symbol	Pre Change		Symbol	Post Change
Write cycle time	tWC	5SI, 5SR	55ns(min.)	tWC	55ns(min.)
		7SI, 7SR	70ns(min.)		
Address valid to end of write	tAW	5SI, 5SR	50ns(min.)	tAW	50ns(min.)
		7SI, 7SR	55ns(min.)		
Chip select to end of write	tCW	5SI, 5SR	50ns(min.)	tCW	50ns(min.)
		7SI, 7SR	55ns(min.)		
Write pulse width	tWP	5SI, 5SR	45ns(min.)	tWP	45ns(min.)
		7SI, 7SR	50ns(min.)		
Address setup time	tAS	5SI, 5SR	0ns(min.)	tAS	←
		7SI, 7SR	0ns(min.)		
Write recovery time	tWR	5SI, 5SR	0ns(min.)	tWR	←
		7SI, 7SR	0ns(min.)		
Data to write time overlap	tDW	5SI, 5SR	25ns(min.)	tDW	25ns(min.)
		7SI, 7SR	30ns(min.)		
Data hold from write time	tDH	5SI, 5SR	0ns(min.)	tDH	←
		7SI, 7SR	0ns(min.)		
Output enable from end of write	tOW	5SI, 5SR	5ns(min.)	tOW	←
		7SI, 7SR	5ns(min.)		
Output disable to output in high-Z	tOHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tOHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		
Write to output in high-Z	tWHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tWHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		

Appendix C (cont.): Electrical Characteristics

(4)-a. Electrical characteristics (DC) : 1Mb(3V) R1LV0108ESN

Products

Item	Pre Change	Post Change
Orderable part name	R1LV0108ESN-5SI, -5SR, -7SI, -7SR#B0	R1LV0108ESN-5SI#B0
	R1LV0108ESN-5SI, -5SR, -7SI, -7SR#S0	R1LV0108ESN-5SI#S0

DC conditions

Item	Symbol	Pre Change	Symbol	Post Change
Supply voltage	Vcc	2.7V~3.6V	Vcc	←
Operating temperature range	Ta	5SR, 7SR	Ta	-40°C to 85°C
		0°C to 70°C		
		5SI, 7SI		
		-40°C to 85°C		
Input high voltage	V _{IH}	2.0V(min.) / Vcc+0.3V(max.)	V _{IH}	←
Input low voltage	V _{IL}	-0.3V(min.) / 0.6V(max.)	V _{IL}	←

DC characteristics

Item	Symbol	Pre Change	Symbol	Post Change		
Operating Current	I _{cc1} (TTL, Min.Cycle)	25mA(max.) / 15mA(typ.)	I _{cc1} (TTL, Min.Cycle)	←		
	I _{cc2} (MOS, Cycle=1us)	5mA(max.) / 2mA(typ.)	I _{cc2} (MOS, Cycle=1us)	←		
Standby current	ISB(TTL)	0.33mA(max.)		ISB(TTL)	←	
		ISB1(MOS)	~25°C		2uA(max.) / 0.6uA(typ.)	ISB1(MOS)
	~40°C		3uA(max.)	~40°C	←	
	~70°C		8uA(max.)	~70°C	←	
	~85°C (for 5SI, 7SI)		10uA(max.)	~85°C	←	
Output high voltage	V _{OH}	I _{OH} =-0.5mA	2.4V(min.)	V _{OH}	I _{OH} =-0.5mA	←
	V _{OH2}	I _{OH} =-0.05mA	Vcc-0.5V(min.)	V _{OH2}	I _{OH} =-0.05mA	←
Output low voltage	V _{OL}	I _{OL} =2mA	0.4V(max.)	V _{OL}	I _{OL} =2mA	←

Capacitance

Item	Symbol	Pre Change	Symbol	Post Change
Input capacitance	C _{in}	8pF(max.)	C _{in}	←
Input/Output capacitance	C _{I/O}	10pF(max.)	C _{I/O}	←

Data retention characteristics

Item	Symbol	Pre Change	Symbol	Post Change		
Vcc for data retention	VDR	2.0V(min.)	VDR	←		
Data retention current	I _{ccDR} (Vcc=3.0V)	~25°C	I _{ccDR} (Vcc=3.0V)	~25°C	←	
		~40°C		2uA(max.) / 0.6uA(typ.)	~40°C	←
		~70°C		3uA(max.)	~70°C	←
		~85°C (for 5SI, 7SI)		8uA(max.)	~85°C	←
		10uA(max.)				
Chip deselect time to data retention	t _{CDR}	0ns(min.)	t _{CDR}	←		
Operation recovery time	t _R	5ms(min.)	t _R	←		

Appendix C (cont.): Electrical Characteristics

(4)-b. Electrical characteristics (AC) : 1Mb(3V) R1LV0108ESN

Products

Item	Pre Change	Post Change
Orderable part name	R1LV0108ESN-5SI, -5SR, -7SI, -7SR#B0	R1LV0108ESN-5SI#B0
	R1LV0108ESN-5SI, -5SR, -7SI, -7SR#S0	R1LV0108ESN-5SI#S0

AC characteristics

Read Cycle

Item	Symbol	Pre Change		Symbol	Post Change
		5SI, 5SR	7SI, 7SR		
Read cycle time	tRC	5SI, 5SR	55ns(min.)	tRC	55ns(min.)
		7SI, 7SR	70ns(min.)		
Address access time	tAA	5SI, 5SR	55ns(max.)	tAA	55ns(max.)
		7SI, 7SR	70ns(max.)		
Chip select access time	tACS1 / tACS2	5SI, 5SR	55ns(max.)	tACS1 / tACS2	55ns(max.)
		7SI, 7SR	70ns(max.)		
Output enable to output valid	tOE	5SI, 5SR	30ns(max.)	tOE	30ns(max.)
		7SI, 7SR	35ns(max.)		
Output hold from address change	tOH	5SI, 5SR	5ns(min.)	tOH	5ns(min.)
		7SI, 7SR	10ns(min.)		
Chip select to output in low-Z	tCLZ1 / tCLZ2	5SI, 5SR	5ns(min.)	tCLZ1 / tCLZ2	5ns(min.)
		7SI, 7SR	10ns(min.)		
Output enable to output in low-Z	tOLZ	5SI, 5SR	5ns(min.)	tOLZ	←
		7SI, 7SR	5ns(min.)		
Chip deselect to output in high-Z	tCHZ1 / tCHZ2	5SI, 5SR	0ns(min.) / 20ns(max.)	tCHZ1 / tCHZ2	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		
Output disable to output in high-Z	tOHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tOHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		

Write Cycle

Item	Symbol	Pre Change		Symbol	Post Change
		5SI, 5SR	7SI, 7SR		
Write cycle time	tWC	5SI, 5SR	55ns(min.)	tWC	55ns(min.)
		7SI, 7SR	70ns(min.)		
Address valid to end of write	tAW	5SI, 5SR	50ns(min.)	tAW	50ns(min.)
		7SI, 7SR	55ns(min.)		
Chip select to end of write	tCW	5SI, 5SR	50ns(min.)	tCW	50ns(min.)
		7SI, 7SR	55ns(min.)		
Write pulse width	tWP	5SI, 5SR	45ns(min.)	tWP	45ns(min.)
		7SI, 7SR	50ns(min.)		
Address setup time	tAS	5SI, 5SR	0ns(min.)	tAS	←
		7SI, 7SR	0ns(min.)		
Write recovery time	tWR	5SI, 5SR	0ns(min.)	tWR	←
		7SI, 7SR	0ns(min.)		
Data to write time overlap	tDW	5SI, 5SR	25ns(min.)	tDW	25ns(min.)
		7SI, 7SR	30ns(min.)		
Data hold from write time	tDH	5SI, 5SR	0ns(min.)	tDH	←
		7SI, 7SR	0ns(min.)		
Output enable from end of write	tOW	5SI, 5SR	5ns(min.)	tOW	←
		7SI, 7SR	5ns(min.)		
Output disable to output in high-Z	tOHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tOHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		
Write to output in high-Z	tWHZ	5SI, 5SR	0ns(min.) / 20ns(max.)	tWHZ	0ns(min.) / 20ns(max.)
		7SI, 7SR	0ns(min.) / 25ns(max.)		

Appendix C (cont.): Electrical Characteristics

(5)-a. Electrical characteristics (DC) : 4Mb(5V) x8 R1LP0408DSP

Products

Item	Pre Change	Post Change
Orderable part name	R1LP0408DSP-5SI, -5SR, -7SI, -7SR#B0	R1LP0408DSP-5SI#B0
	R1LP0408DSP-5SI, -5SR, -7SI, -7SR#S0	R1LP0408DSP-5SI#S0

DC conditions

Item	Symbol	Pre Change	Symbol	Post Change
Supply voltage	Vcc	4.5V~5.5V	Vcc	←
Operating temperature range	Ta	5SR, 7SR	Ta	-40°C to 85°C
		0°C to 70°C		
		5SI, 7SI		
		-40°C to 85°C		
Input high voltage	VIH	2.2V(min.) / Vcc+0.3V(max.)	VIH	←
Input low voltage	VIL	-0.3V(min.) / 0.8V(max.)	VIL	←

DC characteristics

Item	Symbol	Pre Change	Symbol	Post Change		
Operating Current	Icc(TTL)	10mA(max.) / 5mA(typ.)	Icc(TTL)	←		
	Icc1(TTL, Min.Cycle)	25mA(max.) / 15mA(typ.)	Icc1(TTL, Min.Cycle)	←		
	Icc2(MOS, Cycle=1us)	5mA(max.) / 3mA(typ.)	Icc2(MOS, Cycle=1us)	←		
Standby current	ISB(TTL)	0.5mA(max.) / 0.1mA(typ.)	ISB(TTL)	←		
	ISB1(MOS)	~25°C	ISB1(MOS)	~25°C	←	
		2.5uA(max.) / 0.8uA(typ.)		~40°C	←	
		~40°C		3uA(max.) / 1uA(typ.)	~70°C	←
		~70°C		8uA(max.)	~85°C	←
~85°C	10uA(max.)	(for 5SI, 7SI)				
Output high voltage	VOH	IOH=-1mA	2.4V(min.)	VOH	IOH=-1mA	←
	VOH2	IOH=-0.1mA	Vcc-0.5V(min.)	VOH2	IOH=-0.1mA	←
Output low voltage	VOL	IOL=2.1mA	0.4V(max.)	VOL	IOL=2.1mA	←

Capacitance

Item	Symbol	Pre Change	Symbol	Post Change
Input capacitance	C in	8pF(max.)	C in	←
Input/Output capacitance	C I/O	10pF(max.)	C I/O	←

Data retention characteristics

Item	Symbol	Pre Change	Symbol	Post Change		
Vcc for data retention	VDR	2.0V(min.)	VDR	←		
Data retention current	IccDR(Vcc=3.0V)	~25°C	IccDR(Vcc=3.0V)	~25°C	←	
		2.5uA(max.) / 0.8uA(typ.)		~40°C	←	
		~40°C		3uA(max.) / 1uA(typ.)	~70°C	←
		~70°C		8uA(max.)	~85°C	←
~85°C	10uA(max.)	(for 5SI, 7SI)				
Chip deselect time to data retention	tCDR	0ns(min.)	tCDR	←		
Operation recovery time	tR	5ms(min.)	tR	←		

Appendix C (cont.): Electrical Characteristics

(5)-b. Electrical characteristics (AC) : 4Mb(5V) x8 R1LP0408DSP

Products

Item	Pre Change	Post Change
Orderable part name	R1LP0408DSP-5SI, -5SR, -7SI, -7SR#B0	R1LP0408DSP-5SI#B0
	R1LP0408DSP-5SI, -5SR, -7SI, -7SR#S0	R1LP0408DSP-5SI#S0

AC characteristics

Read Cycle



Item	Symbol	Pre Change		Symbol	Post Change
		5SI, 5SR	7SI, 7SR		
Read cycle time	tRC	55ns(min.)	70ns(min.)	tRC	55ns(min.)
		55ns(max.)	70ns(max.)		
Address access time	tAA	55ns(max.)	70ns(max.)	tAA	55ns(max.)
		55ns(max.)	70ns(max.)		
Chip select access time	tACS	55ns(max.)	70ns(max.)	tACS	55ns(max.)
		55ns(max.)	70ns(max.)		
Output enable to output valid	tOE	25ns(max.)	35ns(max.)	tOE	25ns(max.)
		25ns(max.)	35ns(max.)		
Chip select to output in low-Z	tCLZ	10ns(min.)	10ns(min.)	tCLZ	←
		10ns(min.)	10ns(min.)		
Output enable to output in low-Z	tOLZ	5ns(min.)	5ns(min.)	tOLZ	←
		5ns(min.)	5ns(min.)		
Chip deselect to output in high-Z	tCHZ	0ns(min.) / 20ns(max.)	0ns(min.) / 25ns(max.)	tCHZ	0ns(min.) / 20ns(max.)
		0ns(min.) / 20ns(max.)	0ns(min.) / 25ns(max.)		
Output disable to output in high-Z	tOHZ	0ns(min.) / 20ns(max.)	0ns(min.) / 25ns(max.)	tOHZ	0ns(min.) / 20ns(max.)
		0ns(min.) / 20ns(max.)	0ns(min.) / 25ns(max.)		
Output hold from address change	tOH	10ns(min.)	10ns(min.)	tOH	←
		10ns(min.)	10ns(min.)		

Write Cycle

Item	Symbol	Pre Change		Symbol	Post Change
		5SI, 5SR	7SI, 7SR		
Write cycle time	tWC	55ns(min.)	70ns(min.)	tWC	55ns(min.)
		55ns(min.)	70ns(min.)		
Chip select to end of write	tCW	50ns(min.)	60ns(min.)	tCW	50ns(min.)
		50ns(min.)	60ns(min.)		
Address setup time	tAS	0ns(min.)	0ns(min.)	tAS	←
		0ns(min.)	0ns(min.)		
Address valid to end of write	tAW	50ns(min.)	60ns(min.)	tAW	50ns(min.)
		50ns(min.)	60ns(min.)		
Write pulse width	tWP	40ns(min.)	50ns(min.)	tWP	40ns(min.)
		40ns(min.)	50ns(min.)		
Write recovery time	tWR	0ns(min.)	0ns(min.)	tWR	←
		0ns(min.)	0ns(min.)		
Write to output in high-Z	tWHZ	0ns(min.) / 20ns(max.)	0ns(min.) / 25ns(max.)	tWHZ	0ns(min.) / 20ns(max.)
		0ns(min.) / 20ns(max.)	0ns(min.) / 25ns(max.)		
Data to write time overlap	tDW	25ns(min.)	30ns(min.)	tDW	25ns(min.)
		25ns(min.)	30ns(min.)		
Data hold from write time	tDH	0ns(min.)	0ns(min.)	tDH	←
		0ns(min.)	0ns(min.)		
Output enable from end of write	tOW	5ns(min.)	5ns(min.)	tOW	←
		5ns(min.)	5ns(min.)		
Output disable to output in high-Z	tOHZ	0ns(min.) / 20ns(max.)	0ns(min.) / 25ns(max.)	tOHZ	0ns(min.) / 20ns(max.)
		0ns(min.) / 20ns(max.)	0ns(min.) / 25ns(max.)		

Appendix D: Packaging Specification Change

- Regarding R1LV3216RSD-5SI, R1WV6416RSD-5SI and R1WV6416RBG-5SI, laying direction of ICs on a tray is to be changed (see below).
- No change in other products, because the direction is already same as the "Post Change" as shown below.

	Pre Change	Post Change
Laying direction of ICs on a tray		
Orderable part name	R1LV3216RSD-5SI#B0 R1WV6416RSD-5SI#B0 R1WV6416RBG-5SI#B0	R1LV3216RSD-5SI#B0 R1WV6416RSD-5SI#B0 R1WV6416RBG-5SI#B0