

# SY89474U



## Precision LVDS 2:1 Multiplexer with 1:2 Fanout and Internal Termination

### General Description



The SY89474U is a 2.5V precision, high-speed 2:1 differential MUX capable of processing clocks up to 2.5GHz and data up to 2.5Gbps.

The differential input includes Micrel's unique, 3-pin input termination architecture that directly interfaces to any differential signal (AC- or DC-coupled) as small as 100mV (200mV<sub>PP</sub>) without any level shifting or termination resistor networks in the signal path. The output is 325mV LVDS with fast rise/fall times guaranteed to be less than 150ps.

The SY89474U operates from a 2.5V ±5% supply and is guaranteed over the full industrial temperature range of -40°C to +85°C. The SY89474U is part of Micrel's high-speed, Precision Edge® product line. For multiple clock switchover solutions, please refer to the SY89840U–SY89845U family.

All support documentation can be found on Micrel's web site at: [www.micrel.com](http://www.micrel.com).

### Functional Block Diagram



Precision Edge®

### Features

- Selects between two input channels and provides two copies of the selected input
- Guaranteed AC performance over temperature and supply voltage:
  - DC to 2.5Gbps data throughput
  - DC to 2.5GHz f<sub>MAX</sub> (clock)
  - <470ps In-to-Out tpd
  - <150ps t<sub>r</sub>/t<sub>f</sub>
  - <20ps output-to-output skew
- Unique, patent-pending input isolation design minimizes crosstalk
- Ultra-low jitter design:
  - <1ps<sub>RMS</sub> random jitter
  - <10ps<sub>PP</sub> deterministic jitter
  - <1ps<sub>RMS</sub> cycle-to-cycle jitter
  - <10ps<sub>PP</sub> total jitter (clock)
  - <0.7ps<sub>RMS</sub> crosstalk induced jitter
- Unique patent-pending input termination and VT pin accepts DC- and AC-coupled inputs (CML, PECL, LVDS)
- 325mV LVDS output swing
- 2.5V ±5% supply voltage
- -40°C to +85°C industrial temperature range
- Available in 24-pin (4mm x 4mm) QFN package

### Applications

- Clock switchover
- Data distribution

### Markets

- LAN/WAN
- Enterprise Servers
- ATE
- Test and Measurement

United States Patent No. RE44,134

Precision Edge is a registered trademark of Micrel, Inc.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax +1 (408) 474-1000 • <http://www.micrel.com>

August 2005

M9999-081105  
[hbwhelp@micrel.com](mailto:hbwhelp@micrel.com) or (408) 955-1690


### Ordering Information <sup>(1)</sup>

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY89474UMG	QFN-24	Industrial	474U with Pb-Free bar-line indicator	NiPdAu Pb-Free
SY89474UMGTR <sup>(2)</sup>	QFN-24	Industrial	474U with Pb-Free bar-line indicator	NiPdAu Pb-Free

**Notes:**

1. Contact factory for die availability. Dice are guaranteed at TA = 25°C, DC Electricals Only.
2. Tape and Reel.

### Pin Configuration



**24-Pin QFN**

## Pin Description

Pin Number	Pin Name	Pin Function
5, 2, 23, 20	IN0, /IN0 IN1, /IN1	Differential Inputs: These input pairs are the differential signal inputs to the device. They accept AC- or DC-coupled signals as small as 100mV (200mVpp). Note that these inputs will default to an undetermined state if left open. Each pin of a pair internally terminates to a VT pin through 50Ω. Please refer to the "Input Interface Applications" section for more details.
3, 21	VREF-AC0, VREF-AC1	Reference Voltage: These outputs bias to $V_{CC} - 1.2V$ . They are used for AC-coupling inputs IN and /IN. Connect VREF-AC directly to the corresponding VT pin. Bypass with 0.01μF low ESR capacitor to VCC. Maximum sink/source current is ±1.5mA. Due to the limited drive capability, the VREF-AC pin is only intended to drive its respective VT pin. Please refer to the "Input Interface Applications" section for more details.
4, 22	VT0, VT1	Input Termination Center-Tap: Each side of the differential input pair terminates to a VT pin. The VT0 and VT1 pins provide a center-tap to a termination network for maximum interface flexibility. Please refer to the "Input Interface Applications" section for more details.
1, 6, 9, 10, 13, 19, 24	VCC	Positive Power Supply: Connect to +2.5V ±5% power supply. Bypass with 0.1μF//0.01μF low ESR capacitors as close to VCC pins as possible.
7, 8 11, 12	Q0, /Q0 Q1, /Q1	Differential Outputs: These differential LVDS output pairs are a logic function of the IN0, IN1, and SEL inputs. Please refer to the truth table below for details. Unused output pairs should be terminated with 100Ω across the outputs.
15	SEL	This single-ended TTL/CMOS-compatible input selects the inputs to the multiplexer. Note that this input is internally connected to a 25kΩ pull-up resistor and will default to a logic HIGH state if left open. $V_{TH} = V_{CC}/2$ . Please refer to the "Timing Diagram" section for more details.
14, 17, 18	GND, Exposed Pad	Ground: Ground pins and exposed pad must be connected to the same ground plane.

## Truth Table

INPUTS					OUTPUTS	
IN0	/IN0	IN1	/IN1	SEL	Q	/Q
0	1	X	X	0	0	1
1	0	X	X	0	1	0
X	X	0	1	1	0	1
X	X	1	0	1	1	0

**Absolute Maximum Ratings<sup>(1)</sup>**

Supply Voltage ( $V_{CC}$ )	-0.5V to +4.0V
Input Voltage ( $V_{IN}$ )	-0.5V to $V_{CC}$
Termination Current	
IN, /IN	±50mA
$V_T$	±100mA
$V_{REF-AC}$ Current	
Source/sink Current on $V_{REF-AC}$	±2mA
Lead Temperature (soldering, 20 sec.)	+260°C
Storage Temperature ( $T_S$ )	-65°C to 150°C

**Operating Ratings<sup>(2)</sup>**

Supply Voltage ( $V_{CC}$ )	+2.375V to +2.625V
Ambient Temperature ( $T_A$ )	-40°C to +85°C
Package Thermal Resistance <sup>(3)</sup>	
QFN ( $\theta_{JA}$ )	
Still-Air	50°C/W
QFN ( $\Psi_{JB}$ )	
Junction-to-Board	30°C/W

**DC Electrical Characteristics<sup>(4)</sup>**

$T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ; unless otherwise stated.

Symbol	Parameter	Condition	Min	Typ	Max	Units
$V_{CC}$	Power Supply		2.375	2.5	2.625	V
$I_{CC}$	Power Supply Current	No load, max $V_{CC}$ .		80	110	mA
$R_{IN}$	Input Resistance (IN-to- $V_T$ )		45	50	55	$\Omega$
$R_{DIFF\_IN}$	Differential Input Resistance (IN-to-/IN)		90	100	110	$\Omega$
$V_{IH}$	Input High Voltage (IN, /IN)		1.2		$V_{CC}$	V
$V_{IL}$	Input Low Voltage (IN, /IN)		0		$V_{IH}-0.1$	V
$V_{IN}$	Input Voltage Swing (IN, /IN)	See Figure 1a. Note 5.	0.1		$V_{CC}$	V
$V_{DIFF\_IN}$	Differential Input Voltage Swing  IN-/IN	See Figure 1b.	0.2			V
$V_{T\_IN}$	IN-to- $V_T$ (IN, /IN)				1.28	V
$V_{REF-AC}$	Output Reference Voltage		$V_{CC}-1.3$	$V_{CC}-1.2$	$V_{CC}-1.1$	V

**Notes:**

- Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.
- The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
- Package thermal resistance assumes exposed pad is soldered (or equivalent) to the devices most negative potential on the PCB.  $\theta_{JA}$  and  $\Psi_{JB}$  values are determined for a 4-layer board in still air unless otherwise stated.
- The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
- $V_{IN}$  (max) is specified when  $V_T$  is floating.

## LVDS Outputs DC Electrical Characteristics<sup>(6)</sup>

$V_{CC} = 2.5V \pm 5\%$ ;  $T_A = -40^\circ C$  to  $+85^\circ C$ ;  $R_L = 100\Omega$  across output pair; unless otherwise stated

Symbol	Parameter	Condition	Min	Typ	Max	Units
$V_{OUT}$	Output Voltage Swing Q, /Q	See Figure 1a	250	325		mV
$V_{DIFF\_OUT}$	Differential Output Voltage Swing Q, /Q	See Figure 1b	500	650		mV
$V_{OCM}$	Output Common Mode Voltage		1.125		1.275	V
$\Delta V_{OCM}$	Change in $V_{OS}$ between complementary output states		-50		+50	mV

## LVTTTL/CMOS DC Electrical Characteristics<sup>(6)</sup>

$V_{CC} = 2.5V \pm 5\%$ ;  $T_A = -40^\circ C$  to  $+85^\circ C$ ; unless otherwise stated

Symbol	Parameter	Condition	Min	Typ	Max	Units
$V_{IH}$	Input HIGH Voltage		2.0			V
$V_{IL}$	Input LOW Voltage				0.8	V
$I_{IH}$	Input HIGH Current		-125		30	$\mu A$
$I_{IL}$	Input LOW Current		-300			$\mu A$

### Notes:

6. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

## AC Electrical Characteristics<sup>(7)</sup>

$V_{CC} = 2.5V \pm 5\%$ ;  $T_A = -40^\circ C$  to  $+85^\circ C$ ;  $R_L = 100\Omega$  across output pair; unless otherwise stated


Symbol	Parameter	Condition	Min	Typ	Max	Units
$f_{MAX}$	Maximum Operating Frequency	NRZ Data	2.5	3.2		Gbps
		$V_{OUT} \geq 200mV$ Clock	2.5	4		GHz
$t_{pd}$	Differential Propagation Delay In-to-Q SEL-to-Q		220	320	470	ps
		$V_{TH} = V_{CC}/2$	200	350	550	ps
$t_{pd}$ Tempco	Differential Propagation Delay Temperature Coefficient			158		fs/ $^\circ C$
$t_{SKEW}$	Output-to-Output Skew	Note 8		5	20	ps
	Part-to-Part Skew	Note 9			200	ps
$t_{Jitter}$	Data Random Jitter	Note 10			1	ps <sub>RMS</sub>
	Deterministic Jitter	Note 11			10	ps <sub>PP</sub>
	Clock Cycle-to-cycle Jitter	Note 12			1	ps <sub>RMS</sub>
	Total Jitter	Note 13			10	ps <sub>PP</sub>
	Crosstalk-Induced Jitter	Note 14			0.7	ps <sub>RMS</sub>
$t_r, t_f$	Output Rise/Fall Time (20% to 80%)	At full output swing.	30		150	ps

### Notes:

- High-frequency AC-parameters are guaranteed by design and characterization.
- Output-to-output skew is measured between two different outputs under identical transitions.
- Part-to-part skew is defined for two parts with identical power supply voltages, at the same temperature, and with no skew of the edges at the respective inputs.
- Random Jitter is measured with a K28.7 pattern, measured at  $\leq f_{MAX}$ .
- Deterministic Jitter is measured with both K28.5 and  $2^{23}-1$  PRBS pattern, measured at  $\leq f_{MAX}$ .
- Cycle-to-cycle jitter definition: The variation of periods between adjacent cycles,  $T_n - T_{n-1}$  where T is the time between rising edges of the output signal.
- Total Jitter definition: With an ideal clock input of frequency  $< f_{MAX}$ , no more than one output edge in  $10^{12}$  output edges will deviate by more than the specified peak-to-peak jitter value.
- Crosstalk is measured at the output while applying two similar differential clock frequencies that are asynchronous with respect to each other at the inputs.





## Typical Operating Characteristics

$V_{CC} = 2.5V \pm 5\%$ ;  $V_{IN} > 400mV$ ;  $T_A = 25^\circ C$ ,  $R_L = 100\Omega$  across output pair; unless otherwise stated.



## Functional Characteristics

$V_{CC} = 2.5V \pm 5\%$ ;  $V_{IN} > 400mV$ ;  $T_A = 25^\circ C$ ,  $R_L = 100\Omega$  across output pair; unless otherwise stated.



### Single-Ended and Differential Swings




Figure 1a. Single-Ended Voltage Swing





Figure 1b. Differential Voltage Swing

### Timing Diagrams



### Input and Output Stages






Figure 2. Simplified Differential Input Stage




## Input Interface Applications



**Figure 3a. LVPECL Interface (DC-Coupled)**




**Figure 3b. LVPECL Interface (AC-Coupled)**




*Option: may connect VT to VCC.*

**Figure 3c. CML Interface (DC-Coupled)**



**Figure 3d. CML Interface (AC-Coupled)**



**Figure 3e. LVDS Interface (DC-Coupled)**

### LVDS Output Interface Applications

LVDS specifies a small swing of 325mV typical, on a nominal 1.20V common mode above ground. The common mode voltage has tight limits to permit large variations in ground between an LVDS driver and

receiver. Also, change in common mode voltage, as a function of data input, is kept to a minimum, to keep EMI low.




Figure 4a. LVDS Differential Measurement





Figure 4b. LVDS Mode Measurement

### Related Product and Support Information

Part Number	Function	Data Sheet Link
SY89473U	Precision LVPECL 2:1 Multiplexer with 1:2 Fanout and Internal Termination	<a href="http://www.micrel.com/product-info/products/sy89473u.shtml">www.micrel.com/product-info/products/sy89473u.shtml</a>
HBW Solutions	New Products and Applications	<a href="http://www.micrel.com/product-info/products/solutions.shtml">www.micrel.com/product-info/products/solutions.shtml</a>

**Package Information**



NOTE:

1. ALL DIMENSIONS ARE IN MILLIMETERS (mm).
2. THE PIN#1 IDENTIFIER MUST EXIST ON THE TOP SURFACE OF PACKAGE BY USING IDENTIFICATION MARK OR OTHER FEATURE OF PACKAGE BODY.
3. CHAMFER STYLE PIN 1 IDENTIFIER ON BOTTOM SIDE

**24-Pin (4mm x 4mm) QFN**

**MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA**  
 TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB <http://www.micrel.com>

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2005 Micrel, Incorporated.